| Electronic Components Datasheet Search |
|
7906 Datasheet(PDF) 268 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7906 Datasheet(HTML) 268 Page - Renesas Technology Corp |
|
268 / 531 page ![]() SERIAL I/O 7906 Group User’s Manual Rev.2.0 11-27 11.3 Clock synchronous serial I/O mode D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Tc TCLK CLKi TENDi TxDi Transfer clock Transmit enable bit Transmit buffer empty flag Transmit register empty flag UARTi transmit interrupt request bit Data is set in UARTi transmit buffer register. UARTi transmit register ←UARTi transmit buffer register. Stopped because transmit enable bit = “0.” TENDi: Next transmit conditions are examined when this signal level is “H.” (TENDi is an internal signal. Accordingly, it cannot be read from the external.) Tc = TCLK = 2(n+1) /fi fi: BRGi count source frequency n: Value set in BRGi Cleared to “0” when interrupt request is accepted or cleared to “0” by software. The above timing diagram applies when the following conditions are satisfied: q Internal clock selected q CTS function not selected q CLK polarity select bit = 0 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Tc CTSi CLKi TENDi TxDi Transfer clock Transmit enable bit Transmit buffer empty flag Transmit register empty flag UARTi transmit interrupt request bit TCLK Data is set in UARTi transmit buffer register. UARTi transmit register ← UARTi transmit buffer register. Stopped because CTSi = “H.” Stopped because transmit enable bit = “0.” TENDi: Next transmit conditions are examined when this signal level is “H.” (TENDi is an internal signal. Accordingly, it cannot be read from the external.) Tc = TCLK = 2(n+1) /fi fi: BRGi count source frequency n: Value set in BRGi Cleared to “0” when interrupt request is accepted or cleared to “0” by software. The above timing diagram applies when the following conditions are satisfied: q Internal clock selected q CTS function selected q CLK polarity select bit = 0 Fig. 11.3.6 Example of transmit timing (when internal clock and CTS function selected) Fig. 11.3.7 Example of transmit timing (when internal clock selected and CTS function not selected) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |