TMS320VC5504 datasheet(2/128 Pages) TI

2 / 128 page

1.2 Description

TMS320VC5504

Fixed-Point Digital Signal Processor

SPRS609A – JUNE 2009 – REVISED JULY 2009

www.ti.com

The TMS320VC5504 is a member of TI's TMS320C5000™ fixed-point Digital Signal Processor (DSP)

product family and is designed for low-power applications.

The TMS320VC5504 fixed-point DSP is based on the TMS320C55x™ DSP generation CPU processor

core. The C55x™ DSP architecture achieves high performance and low power through increased

parallelism and total focus on power savings. The CPU supports an internal bus structure that is

composed of one program bus, one 32-bit data read bus and two 16-bit data read buses, two 16-bit data

write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the

ability to perform up to four 16-bit data reads and two 16-bit data writes in a single cycle. The

TMS320VC5504 also includes four DMA controllers, each with 4 channels, providing data movements for

16-independent channel contexts without CPU intervention. Each DMA controller can perform one 32-bit

data transfer per cycle, in parallel and independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit x 17-bit

multiplication and a 32-bit add in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by

an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize

parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data

Unit (DU) of the C55x CPU.

The C55x CPU supports a variable byte width instruction set for improved code density. The Instruction

Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the

Program Unit (PU). The Program Unit decodes the instructions, directs tasks to the Address Unit (AU) and

Data Unit (DU) resources, and manages the fully protected pipeline. Predictive branching capability avoids

pipeline flushes on execution of conditional instructions.

Serial media is supported through two MultiMedia Card/Secure Digital (MMC/SD) peripherals, four Inter-IC

Sound (I2S Bus™) modules, one Serial-Port Interface (SPI) with up to 4 chip selects, one I2C

multi-master and slave interface, and a Universal Asynchronous Receiver/Transmitter (UART) interface.

The VC5504 peripheral set includes an external memory interface (EMIF) that provides glueless access to

asynchronous memories like EPROM, NOR, NAND, and SRAM. Additional peripherals include: a

high-speed Universal Serial Bus (USB2.0) device mode only, and a real-time clock (RTC). This device

also includes three general-purpose timers with one configurable as a watchdog timer, and a analog

phase-locked loop (APLL) clock generator.

The VC5504 is supported by the industry’s award-winning eXpressDSP™, Code Composer Studio™

Integrated Development Environment (IDE), DSP/BIOS™, Texas Instruments’ algorithm standard, and the

industry’s largest third-party network. Code Composer Studio IDE features code generation tools including

a C Compiler and Linker, RTDX™, XDS100™, XDS510™, XDS560™ emulation device drivers, and

evaluation modules. The VC5504 is also supported by the C55x DSP Library which features more than 50

foundational software kernels (FIR filters, IIR filters, and various math functions) as well as chip support

libraries.

Fixed-Point Digital Signal Processor

Submit Documentation Feedback

TMS320VC5504 Datasheet(PDF) 2 Page - Texas Instruments

TMS320VC5504 Datasheet(HTML) 2 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL