ATmega32U2 datasheet(205/314 Pages) ATMEL

205 / 314 page

205

7799B–AVR–07/09

ATmega8U2/16U2/32U2

• The CPU can free the bank by clearing FIFOCON when all the data is read, that is:

• after “N” read of UEDATX,

• as soon as RWAL is cleared by hardware.

If the endpoint uses 2 banks, the second one can be filled by the HOST while the current one is

being read by the CPU. Then, when the CPU clear FIFOCON, the next bank may be already

ready and RXOUTI is set immediately.

21.14 IN endpoint management

IN packets are sent by the USB device controller, upon an IN request from the host. All the data

can be written by the CPU, which acknowledge or not the bank when it is full.Overview

The Endpoint must be configured first.

21.14.0.1

“Manual” mode

The TXINI bit is set by hardware when the current bank becomes free. This triggers an interrupt

if the TXINE bit is set. The FIFOCON bit is set at the same time. The CPU writes into the FIFO

and clears the FIFOCON bit to allow the USB controller to send the data. If the IN Endpoint is

composed of multiple banks, this also switches to the next data bank. The TXINI and FIFOCON

bits are automatically updated by hardware regarding the status of the next bank.

TXINI shall always be cleared before clearing FIFOCON.

ATmega32U2 Datasheet(PDF) 205 Page - ATMEL Corporation