Electronic Components Datasheet Search
  English  ▼

X  

ST7577 Datasheet(PDF) 14 Page - Sitronix Technology Co., Ltd.

Part # ST7577
Description  132 x 39 Dot Matrix LCD Controller/Driver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7577 Datasheet(HTML) 14 Page - Sitronix Technology Co., Ltd.

Back Button ST7577 Datasheet HTML 10Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 11Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 12Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 13Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 14Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 15Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 16Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST7577 Datasheet HTML 18Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 48 page
background image
ST7577
Ver 1.0a
14/48
2008/02/14
Data Transfer
ST7577 uses bus holder and internal data bus for data transfer with the MPU. When writing data from the MPU to on-chip
RAM, data is automatically transferred from the bus holder to the RAM as shown in Figure 4. And when reading data from
on-chip RAM to the MPU, the data for the initial read cycle is stored in the bus holder (dummy read) and the MPU reads this
stored data from bus holder for the next data read cycle as shown in Figure 5. This means that a dummy read cycle must be
inserted between each pair of address sets when a sequence of address sets is executed. Therefore, the data of the
specified address cannot be output with the read display data instruction right after the address sets, but can be output at
the second read of data.
Figure 5
Read Timing
N
Dumm y
D(N)
D(N+1)
MPU signal
A0
/WR
D0 to D7
Internal signals
/WR
COLUMN ADDRESS
/RD
N
D(N)
D(N+1)
D(N+2)
D(N)
D(N+1)
D(N+2)
N
/RD
BUS HOLDER
Figure 4
Write Timing
N
D(N)
D(N+1)
D(N+2)
D(N+3)
N
D(N)
D(N+1)
D(N+2)
D(N+3)
N
N+1
N+2
N+3
MPU signal
A0
/WR
D0 to D7
Internal signals
/WR
BUS HOLDER
COLUMN ADDRESS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com