Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 403 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 403 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 399Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 400Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 401Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 402Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 403Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 404Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 405Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 406Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 407Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 403 / 976 page
background image
AIPS Protocol
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
325
Figure 16-2. AIPS Memory Map
The AIPS is responsible for indicating to IPS peripherals if an access is in supervisor or user mode. The
AIPS may block user mode accesses to certain IPS peripherals or it may allow the individual IPS
peripherals to determine if user mode accesses are allowed. In addition, peripherals may be designated as
write-protected. The AIPS supports the notion of “trusted” masters for security purposes. Masters may be
individually designated as trusted for reads, trusted for writes, or trusted for both reads and writes, as well
as being forced to look as though all accesses from a master are in user-mode privilege level. Refer to
Section 16.4.2, “Control Registers,” for more information.
All peripheral devices require aligned accesses equal to or smaller in size than the peripheral size. An
exception to this rule is supported for 32-bit peripherals to allow memory to be placed on the IPS.
16.2
AIPS Protocol
16.2.1
8/16/32--bit accesses
The following table defines the byte ordering scheme on the IPI bus in the MAC72xx.
AIPS (SPP Module 0)
0x0000
SPP Module 1
0x0000
0x0000
0x0000
0x0007
0x0007
IPS Module 0
0x0008
IPS Module 1
0x0008
IPS Module 2
0x0008
IPS Module 3
0x0008
IPS Module 31
0x000F
IPS
Global Module 0
IPS
Global Module 1
0x01FF
0x03FF
•
•
•
•
•
•
SPP Module 2
SPP Module 3
SPP Module 30
SPP Module 31
•
•
•
•
•
•
0000
4000
8000
C000
8000
C000
0000
4000
8000
C000
C000
0000
0000
–
–
–
–
–
–
–
–
–
–
–
–
–
3FFF
7FFF
BFFF
FFFF
BFFF
FFFF
3FFF
7FFF
BFFF
FFFF
FFFF
FFFF
FFFF
0x0000
0x0000
0x0000
0x0000
0x0007
0x0007
0x0008
0x0008
0x0008
0x0008
0x000F
0x0010
0x0200



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com