Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 472 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 472 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 468Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 469Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 470Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 471Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 472Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 473Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 474Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 475Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 476Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 472 / 976 page
background image
Platform RAM Array Controller (PRAM_CTL)
MAC7200 Microcontroller Family Reference Manual, Rev. 2
394
Freescale Semiconductor
19.2.3.7
ECC Events on Reads
There are two types of ECC events that can occur on a read from the array, a single-bit or a multiple-bit
error. AHB unaligned writes or less than 32-bit writes will generate a read from the array. Therefore, these
transactions are subject to ECC decode events.
19.2.3.7.1
Single Bit Errors
Single-bit errors do not affect the AHB transfer in progress. The data bit in error is logically
complemented or corrected, and the transaction proceeds normally. In addition, the ecc_single_error flag
is asserted during the transfer acknowledge (asserted hready) and the syndrome and related attributes are
valid at this time.
19.2.3.7.2
Mulitiple Bit Errors
A decoded multiple-bit ECC error will result in the termination of the corresponding AHB transaction with
the AHB two cycle ERROR response (hresp). This behavior is shown in Figure 19-9. The first
transaction, a byte write to ’addr y’, results in an error decoded in cycle 2. The data for an errored
transaction is not stored back to the array. The array is left unchanged. The response shown in Figure 19-9
would be the same had the request been a read or unaligned write rather than a less than 32-bit write.
Figure 19-9. Multiple-Bit Error on AHB Read Request
1
2
345
addr y
addr z
addr z
nonseq
nonseq
idle
nonseq
byte
word
word
data y
data z
okay
error
okay
addr y
addr z
2'b01
2'b11
2'b01
data y
data z
hclk
haddr
htrans
hwrite
hsize
hready
hrdata
hresp
ecc_multi_error
pram_addr
pram_we
pram_cs_b
pram_rdata



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com