Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 468 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 468 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 464Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 465Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 466Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 467Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 468Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 469Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 470Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 471Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 472Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 468 / 976 page
background image
Platform RAM Array Controller (PRAM_CTL)
MAC7200 Microcontroller Family Reference Manual, Rev. 2
390
Freescale Semiconductor
Figure 19-6. Back to Back 32/64-bit Writes
19.2.3.5.2
Less than 32-bit Writes
Less than 32-bit writes require a three step process referred to as a read/modify/write operation. Each
32-bit location must be initialized with a valid codeword created by the ECC encode block shown in
Figure 19-2. This codeword must be kept consistent with the entire 32-bit word. Therefore, for each less
than 32-bit write, the array data must be read (read), the AHB write data merged with the array data and
the codeword regenerated (modify), before the data can be stored (write).
As shown in Figure 19-2, the array read data is registered after it is decoded and before it is merged with
the AHB write data. Therefore, every less than 32-bit write requires that one wait state be inserted before
the data phase can be completed. This is shown in Figure 19-8. In cycle 3, the AHB data phase completes
and the write data is registered in the late write buffer. It is stored to memory on the next available array
access. The next available array access is during cycle 4 while the read for ’addr z’ is being decoded.
12
34
5
addr y
addr y+32
addr z
nonseq
nonseq
nonseq
idle
word
word
long
data y
data y
data y+32
addr y
addr z
addr y+32
2'b10
2'b00
2'b01
2'b11
data z
data y
data y+32
data y+32
hclk
haddr
htrans
hwrite
hsize
hready
hrdata
hwdata
pram_addr
pram_we
pram_cs_b
pram_rdata
pram_wdata
late write buffer



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com