MAC7200 datasheet(545/976 Pages) FREESCALE

545 / 976 page

Memory Map and Register Description

MAC7200 Microcontroller Family Reference Manual, Rev. 2

Freescale Semiconductor

467

Address Offset: 0x00

Access: User read/write

000

0000

Reset

000

0000

TSV23

TSV22

TSV21

TSV20

TSV19

TSV18

TSV17

TSV16

Reset

000

0000

TSV15

TSV14

TSV13

TSV12

TSV11

TSV10

TSV9

TSV8

Reset

000

0000

5432

TSV7

TSV6

TSV5

TSV4

TSV3

TSV2

TSV1

TSV0

Reset

000

0000

Figure 26-2. PIT RTI Load Value Register (TLVAL0)

Table 26-5. TLVAL0 Field Descriptions

Field

Description

31–24

Reserved, should be cleared.

23–0

TSVn

Time Start Value Bits. These bits set the timer start value. The timer will count down until it reaches 0,

then it will generate an interrupt and load this register value again. Writing a new value to this register will

not restart the timer, instead the value will be loaded once the timer expires. To abort the current cycle

and start a timer period with the new value, the timer must be disabled and enabled again (see

Figure 26-9).

NOTE: For the RTI, the timer should not be set to a value lower than 32 cycles, otherwise interrupts may

be lost, as it takes several cycles to clear the RTI interrupt. For the other timers, this limit does not apply,

however there will be practical limits, since the processor will require several cycles to service an interrupt.

MAC7200 Datasheet(PDF) 545 Page - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 545 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL