Q6000 datasheet(68/98 Pages) INTEL

68 / 98 page

Land Listing and Signal Descriptions

Datasheet

RS[2:0]#

Input

RS[2:0]# (Response Status) are driven by the response agent (the

agent responsible for completion of the current transaction), and

must connect the appropriate pins/lands of all processor FSB

agents.

SKTOCC#

Output

SKTOCC# (Socket Occupied) will be pulled to ground by the

processor. System board designers may use this signal to determine

if the processor is present.

SMI#

Input

SMI# (System Management Interrupt) is asserted asynchronously

by system logic. On accepting a System Management Interrupt, the

processor saves the current state and enter System Management

Mode (SMM). An SMI Acknowledge transaction is issued, and the

processor begins program execution from the SMM handler.

If SMI# is asserted during the de-assertion of RESET#, the

processor will tri-state its outputs.

STPCLK#

Input

STPCLK# (Stop Clock), when asserted, causes the processor to

enter a low power Stop Grant state. The processor issues a Stop

Grant Acknowledge transaction, and stops providing internal clock

signals to all processor core units except the FSB and APIC units.

The processor continues to snoop bus transactions and service

interrupts while in Stop Grant state. When STPCLK# is de-asserted,

the processor restarts its internal clock to all units and resumes

execution. The assertion of STPCLK# has no effect on the bus clock;

STPCLK# is an asynchronous input.

TCK

Input

TCK (Test Clock) provides the clock input for the processor Test Bus

(also known as the Test Access Port).

TDI, TDI_M

Input

TDI and TDI_M (Test Data In) transfer serial test data into the

processor cores. TDI and TDI_M provide the serial input needed for

JTAG specification support. TDI connects to core 0. TDI_M connects

to core 1.

TDO, TDO_M

Output

TDO and TDO_M (Test Data Out) transfer serial test data out of the

processor cores. TDO and TDI_M provide the serial output needed

for JTAG specification support. TDO connects to core 1. TDO_M

connects to core 0.

TESTHI[13,

11:10,7:0]

Input

TESTHI[13,11:10,7:0] must be connected to the processor’s

appropriate power source (refer to VTT_OUT_LEFT and

VTT_OUT_RIGHT signal description) through a resistor for proper

processor operation. See Section 2.4 for more details.

Table 25.

Signal Description (Sheet 7 of 9)

Name

Type

Description

Q6000 Datasheet(PDF) 68 Page - Intel Corporation

Q6000 Datasheet(HTML) 68 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Datasheet Download

Link URL