Electronic Components Datasheet Search
  English  ▼

X  

Q6000 Datasheet(PDF) 83 Page - Intel Corporation

Part # Q6000
Description  on 65 nm Process in the 775-land LGA Package supporting Intel 64 architecture
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

Q6000 Datasheet(HTML) 83 Page - Intel Corporation

Back Button Q6000 Datasheet HTML 79Page - Intel Corporation Q6000 Datasheet HTML 80Page - Intel Corporation Q6000 Datasheet HTML 81Page - Intel Corporation Q6000 Datasheet HTML 82Page - Intel Corporation Q6000 Datasheet HTML 83Page - Intel Corporation Q6000 Datasheet HTML 84Page - Intel Corporation Q6000 Datasheet HTML 85Page - Intel Corporation Q6000 Datasheet HTML 86Page - Intel Corporation Q6000 Datasheet HTML 87Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 98 page
background image
Datasheet
83
Features
6
Features
6.1
Power-On Configuration Options
Several configuration options can be configured by hardware. The processor samples
the hardware configuration at reset, on the active-to-inactive transition of RESET#. For
specifications on these options, refer to Table 31.
The sampled information configures the processor for subsequent operation. These
configuration options cannot be changed except by another reset. All resets reconfigure
the processor; for reset purposes, the processor does not distinguish between a
"warm" reset and a "power-on" reset.
6.2
Clock Control and Low Power States
The processor allows the use of AutoHALT and Stop Grant states to reduce power
consumption by stopping the clock to internal sections of the processor, depending on
each particular state. See Figure 21 for a visual representation of the processor low
power states.
Table 31.
Power-On Configuration Option Signals
Configuration Option
Signal1,2,3
NOTES:
1.
Asserting this signal during RESET# will select the corresponding option.
2.
Address signals not identified in this table as configuration options should not
be asserted during RESET#.
3.
Disabling of any of the cores within the processor must be handled by
configuring the EXT_CONFIG Model Specific Register (MSR). This MSR will allow
for the disabling of a single core per die within the package.
Output tristate
SMI#
Execute BIST
A3#
Disable dynamic bus parking
A25#
Symmetric agent arbitration ID
BR0#
RESERVED
A[8:5]#, A[24:11]#, A[35:26]#



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com