Electronic Components Datasheet Search
  English  ▼

X  

R261 Datasheet(PDF) 5 Page - ON Semiconductor

Part # R261
Description  Advanced Noise Reduction Solution for Voice Capture Devices
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

R261 Datasheet(HTML) 5 Page - ON Semiconductor

  R261 Datasheet HTML 1Page - ON Semiconductor R261 Datasheet HTML 2Page - ON Semiconductor R261 Datasheet HTML 3Page - ON Semiconductor R261 Datasheet HTML 4Page - ON Semiconductor R261 Datasheet HTML 5Page - ON Semiconductor R261 Datasheet HTML 6Page - ON Semiconductor R261 Datasheet HTML 7Page - ON Semiconductor R261 Datasheet HTML 8Page - ON Semiconductor R261 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 28 page
background image
BelaSigna R261
http://onsemi.com
5
Table 2. ELECTRICAL CHARACTERISTICS (continued) (The typical parameters in Table 2 were measured at 20°C with a clean
3.3 V supply voltage (unless noted differently). Parameters marked as screened are tested on each chip. Other parameters are qualified
for all process corners but not tested on every part.)
Parameter
Screened
Unit
Max
Typ
Min
Test Conditions / Notes
Symbol
LOW−SPEED A/D
Input voltage
LSAD_Vin
0
1
V
Sampling frequency
LSAD_SF
For each LSAD channel,
MCLK = 1.28 MHz
0.5
1.6
4
kHz
Input impedance
LSAD_RIN
100
108
kW
Offset error
LSAD_O_Err Input at VREG
−7
5
LSB
Gain error
LSAD_G_Err Input at VREG
−6
6
LSB
INL
LSAD_INL
−4
4
LSB
DNL
LSAD_DNL
−1
1.6
LSB
DIGITAL PADS (VDDO = 1.8 V)
Voltage level for Low input
VIL_1V8
−0.3
0.4
V
Voltage level for High input
VIH_1V8
1.3
1.98
V
Pull−up resistance
Rup_1V8
63
114
162
kW
Pull−down resistance
Rdn_1V8
87
153
215
kW
Rise and Fall Time
Trf_1V8
20 pF load
2
3
5
ns
DIGITAL PADS (VDDO = 3.3 V)
Voltage level for Low input
VIL_3V3
−0.3
0.8
V
Voltage level for High input
VIH_3V3
1.8
3.6
V
Pull−up resistance
Rup_3V3
33
46
61
kW
Pull−down resistance
Rdn_3V3
87
153
215
kW
Rise and Fall Time
Trf_3V3
20 pF load
1
1.5
2
ns
DIGITAL PADS (Common parameters)
Drive Strength
PAD_DR
12
mA
ESD
PAD_HBM
Human Body Model
2
kV
PAD_MM
Machine Model
200
V
PAD_CDM
Charge Discharge Model
500
V
Latch−up
PAD_LU
25°C, V < GNDO, V > VDDO
100
mA
CLOCKING CIRCUITRY
External clock frequency
EXT_CLK1
With presets 6 selected on
CONFIG_SEL (Note 2)
19.2
MHz
EXT_CLK2
With presets 4 or 7 selected
on CONFIG_SEL (Note 2)
26
MHz
Reference clock duty cycle
EXT_CLK_DC
40
50
60
%
External Input clock jitter
EXT_CLK_JT Maximum allowed jitter on
EXT_CLK
10
ns
I2C INTERFACE
Maximum speed
I2C_SPEED
In Sleep mode
100
kbps
All other modes
400
kbps
2. Many other clock frequencies are available through custom configuration of the internal PLL and clocking subsystem. See later in this
document and in the BelaSigna R261 Configuration and Communications Guide for more information on custom mode usage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com