DP83620 datasheet(79/105 Pages) TI

79 / 105 page

DP83620

www.ti.com

SNLS339C – JANUARY 2011 – REVISED APRIL 2013

10.1.12 MII Interrupt Status and Event Control Register (MISR)

This register contains event status and enables for the interrupt function. If an event has occurred since

the last read of this register, the corresponding status bit will be set. If the corresponding enable bit in the

set to allow interrupts. The status indications in this register will be set even if the interrupt is not enabled.

Table 10-14. MII Interrupt Status and Event Control Register (MISR), address 0x12

Bit

Bit Name

Default

Description

LQ_INT

0, RO/COR

Link Quality Interrupt:

1 = Link Quality interrupt is pending and is cleared by the current read.

0 = No Link Quality interrupt pending.

ED_INT

0, RO/COR

Energy Detect Interrupt:

1 = Energy detect interrupt is pending and is cleared by the current read.

0 = No energy detect interrupt pending.

LINK_INT

0, RO/COR

Change of Link Status Interrupt:

1 = Change of link status interrupt is pending and is cleared by the current read.

0 = No change of link status interrupt pending.

SPD_INT

0, RO/COR

Change of Speed Status Interrupt:

Change of speed status interrupt.

1 = Speed status change interrupt is pending and is cleared by the current read.

0 = No speed status change interrupt pending.

DUP_INT

0, RO/COR

Change of Duplex Status Interrupt:

Change of duplex status interrupt. This function is selected if MICR[3] is set to 0.

1 = Duplex status change interrupt is pending and is cleared by the current read.

0 = No duplex status change interrupt pending.

ANC_INT

0, RO/COR

Auto-Negotiation Complete Interrupt:

1 = Auto-negotiation complete interrupt is pending and is cleared by the current

read.

0 = No Auto-negotiation complete interrupt pending.

FHF_INT

0, RO/COR

False Carrier Counter Half-Full Interrupt:

False carrier counter half-full interrupt. This function is selected if the PHYCR2[8:7]

CTR_INT

are both 0.

1 = False carrier counter half-full interrupt is pending and is cleared by the current

read.

0 = No false carrier counter half-full interrupt pending.

CTR Interrupt:

False carrier or Receive Error counter half-full interrupt. This function is selected if

either of PHYCR2[8:7] are set.

1 = False carrier or receive error counter half-full interrupt is pending and is cleared

by the current read.

0 = No false carrier or receive error counter half-full interrupt pending.

RHF_INT

0, RO/COR

Receive Error Counter half-full interrupt:

Receive error counter half-full interrupt. This function is selected if the

PCF_INT

PHYCR2[8:7] are both 0.

1 = Receive error counter half-full interrupt is pending and is cleared by the current

read.

0 = No receive error carrier counter half-full interrupt pending.

PCF Interrupt:

PHY Control Frame interrupt. This function is selected if either of PHYCR2[8:7] are

set.

1 = PHY Control Frame interrupt is pending and is cleared by the current read.

0 = No PHY Control Frame interrupt pending.

LQ_INT_EN

0, RW

Enable Interrupt on Link Quality Monitor event.

ED_INT_EN

0, RW

Enable Interrupt on energy detect event.

LINK_INT_EN

0, RW

Enable Interrupt on change of link status.

Submit Documentation Feedback

Product Folder Links: DP83620

DP83620 Datasheet(PDF) 79 Page - Texas Instruments

DP83620 Datasheet(HTML) 79 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL