Electronic Components Datasheet Search
  English  ▼

X  

DP83620 Datasheet(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
Part # DP83620
Description  Deterministic, Low Transmit and Receive Latency, Selectable Frequency Synchronized Clock Output, Dynamic Link Quality Monitoring
PDF  105 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DP83620 Datasheet(HTML) 28 Page - Texas Instruments

Back Button DP83620 Datasheet HTML 24Page - Texas Instruments DP83620 Datasheet HTML 25Page - Texas Instruments DP83620 Datasheet HTML 26Page - Texas Instruments DP83620 Datasheet HTML 27Page - Texas Instruments DP83620 Datasheet HTML 28Page - Texas Instruments DP83620 Datasheet HTML 29Page - Texas Instruments DP83620 Datasheet HTML 30Page - Texas Instruments DP83620 Datasheet HTML 31Page - Texas Instruments DP83620 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 105 page
background image
RX_CLK
T2.28.1
T2.28.2
T2.28.3
RX_CLK
TX_CLK
CLK_OUT
Data
IDLE
Data
(J/K)
(TR)
T2.27.4
T2.27.1
T2.27.5
T2.27.3
T2.27.2
T2.27.2
T2.27.2
T2.27.2
PMD Input
Pair
RX_DV
CRS/CRS_DV
RXD[1:0]
RX_ER
DP83620
SNLS339C – JANUARY 2011 – REVISED APRIL 2013
www.ti.com
4.31 AC Specifications — RMII Receive Timing (Master Mode)
Parameter
Description
Notes
Min
Typ
Max
Units
T2.27.1
RX_CLK, TX_CLK, CLK_OUT
50 MHz Reference Clock
20
ns
Clock Period
T2.27.2
RXD[1:0], CRS_DV, RX_DV and
RX_ER output delay from
2
14
ns
RX_CLK, TX_CLK, CLK_OUT
rising edge(1)
T2.27.3
100BASE-TX mode
18.5
CRS ON delay(2)(3)
bits
100BASE-FX mode
9
T2.27.4
100BASE-TX mode
27
CRS OFF delay(4)
bits
100BASE-FX mode
17
T2.27.5
100BASE-TX mode
38
RXD[1:0] and RX_ER latency(5)
bits
100BASE-FX mode
27
(1)
CRS_DV is asserted asynchronously in order to minimize latency of control signals through the PHY. CRS_DV may toggle
synchronously at the end of the packet to indicate CRS de-assertion.
(2)
Per the RMII Specification, output delays assume a 25 pF load.
(3)
CRS ON delay is measured from the first bit of the JK symbol on the PMD Input Pair to initial assertion of CRS_DV.
(4)
CRS OFF delay is measured from the first bit of the TR symbol on the PMD Input Pair to initial de-assertion of CRS_DV.
(5)
Receive Latency is measured from the first bit of the symbol pair on the PMD Input Pair. Typical values are with the Elasticity Buffer set
to the default value (01).
4.32 AC Specifications — RX_CLK Timing (RMII Master Mode)
Parameter
Description
Notes
Min
Typ
Max
Units
T2.28.1
RX_CLK High Time
12
ns
T2.28.2
RX_CLK Low Time
8
ns
T2.28.3
RX_CLK Period(1)
20
ns
(1)
The High Time and Low Time will add up to 20 ns.
28
Electrical Specifications
Copyright © 2011–2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: DP83620



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com