Electronic Components Datasheet Search
  English  ▼

X  

AM79C976 Datasheet(PDF) 57 Page - Advanced Micro Devices

Part # AM79C976
Description  PCnet-PRO??10/100 Mbps PCI Ethernet Controller
PDF  309 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C976 Datasheet(HTML) 57 Page - Advanced Micro Devices

Back Button AM79C976 Datasheet HTML 53Page - Advanced Micro Devices AM79C976 Datasheet HTML 54Page - Advanced Micro Devices AM79C976 Datasheet HTML 55Page - Advanced Micro Devices AM79C976 Datasheet HTML 56Page - Advanced Micro Devices AM79C976 Datasheet HTML 57Page - Advanced Micro Devices AM79C976 Datasheet HTML 58Page - Advanced Micro Devices AM79C976 Datasheet HTML 59Page - Advanced Micro Devices AM79C976 Datasheet HTML 60Page - Advanced Micro Devices AM79C976 Datasheet HTML 61Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 309 page
background image
8/01/00
Am79C976
57
P R E L I M INARY
)LJXUH'HVFULSWRU 5LQJ:ULWH,Q%XUVW0RGH
),)2 '0$ 7UDQVIHUV
Am79C976 logic will determine when a FIFO DMA
transfer is required. This transfer mode will be used for
transfers of data to and from the Am79C976 FIFOs.
Once the Am79C976 BIU has been granted bus mas-
tership, it will perform a series of consecutive transfer
cycles before relinquishing the bus. All transfers within
the master cycle will be either read or write cycles, and
all transfers will be transferred to contiguous, ascend-
ing addresses. Burst cycles are used whenever possi-
ble.
A burst transaction will start with an address phase, fol-
lowed by one or more data phases. AD[1:0] will always
be 0 during the address phase indicating a linear burst
order.
During FIFO DMA read operations, all byte lanes will
always be active. The Am79C976 controller will inter-
nally discard unused bytes. During the first and the last
data phases of a FIFO DMA burst write operation, one
or more of the byte enable signals may be inactive. All
other data phases will always write a complete DWord.
Figure 26 shows the beginning of a FIFO DMA write
with the beginning of the buffer not aligned to a DWord
boundary. The Am79C976 controller starts off by writ-
ing only three bytes during the first data phase. This op-
eration aligns the address for all other data transfers to
a 32-bit boundary so that the Am79C976 controller can
continue bursting full DWords.
GNT
REQ
DEVSEL
TRDY
PAR
C/BE
FRAME
CLK
35
PAR
AD
IRDY
DEVSEL is sampled
DATA
1
2
4
6
7
8
0110
0000
0011
MD2
PAR
DATA
PAR
22929B27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com