| Electronic Components Datasheet Search |
|
AM79C976 Datasheet(PDF) 92 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C976 Datasheet(HTML) 92 Page - Advanced Micro Devices |
|
92 / 309 page ![]() 92 Am79C976 8/01/00 P R E L I M INARY The contents of the SRAM_TYPE field are defined in Table 15. The width of the Flash memory (or EPROM) is 8 bits. The memory can be as large as 16M X 8 bits. The external memory bus uses the same address, data, and control pins to access both Flash and SSRAM memory, but it has separate chip select (or chip enable) pins so that only one device can be se- lected at a time. FLCS selects the Flash memory, while ERCE selects the SSRAM. The Flash memory must not be accessed when the Am79C976 controller is run- ning (when the RUN bit in CMD0 is set to 1). Any ac- cess to the Flash memory clears the RUN bit and thereby abruptly stops all network and DMA opera- tions. ERA[19:0] provides 20 bits of address for the SSRAM and the lower 20 bits of address for the Flash memory. The higher 4 bits of address for the Flash memory are shared with bits [11:8] of the SSRAM data bus (ERD[11:8]). The lower 8 bits of the external memory data bus ERD[7:0] are used by both the SSRAM and the Flash. The high order 20 bits of the external mem- ory data bus ERD[31:12] are used only by the SSRAM. The output enable signal for the Flash (FLOE) shares a pin with the SSRAM Address Advance signal (ERADV). Figure 36 shows how the SSRAM and Flash can be connected to the Am79C976 controller. ([SDQVLRQ520 %RRW'HYLFH $FFHVV The Am79C976 controller supports EPROM or Flash as an Expansion ROM boot device. Both are config- ured using the same methods and operate the same. See Figure 3636. See the previous section on Expan- sion ROM transfers for the PCI timing and functional description of the transfer method. )LJXUH ([WHUQDO665$0 DQG)ODVK&RQILJXUDWLRQ Table 15. SRAM_TYPE Field Encoding SRAM_TYPE[1:0] External Memory Type 00 Reserved 01 ZBT 10 Reserved 11 Pipelined Burst ERCLK EROE A[19:0] DQ[7:0] OE CS L4 Controller FLASH A[23:20] WE SSRAM CLK A[16:0] CE1 OR CE2 D[31:0] OE GW OR R/W ADV ADSP OR CEN CE ERA[19:0] ERD[31:0] ERWE/FLWE ERADV/FLOE ERADSP/CEN ERCE FLCS 8 20 4 17 20 [11:8] [7:0] A17 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |