 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD784021 Datasheet(PDF) 39 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD784021 Datasheet(HTML) 39 Page - NEC |
|
|
39 / 90 page  39 m m m m mPD784020, 784021 (2) Three-wire serial I/O mode In this mode, the master device makes the serial clock active to start transmission, then transfers 1-byte data in phase with the clock. This mode is designed for communication with a device incorporating a conventional synchronous serial interface. Basically, three lines are used for communication: the serial clock line (SCK) and the two serial data lines (SI and SO). In general, a handshake line is required to check the state of communication. Fig. 8-11 Block Diagram of Three-Wire Serial I/O Mode Remark fXX: Oscillator frequency or external clock input n = 0 to 11 m = 1, 16 to 30 Serial clock counter SIO1, SIO2 SI1, SI2 SO1, SO2 SCK1, SCK2 fXX/2 INTCSI1, INTCSI2 Shift register Output latch Direction control circuit Internal bus Serial clock control circuit 1/m 1/2n+1 Interrupt signal generator |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
