 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD784021 Datasheet(PDF) 16 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD784021 Datasheet(HTML) 16 Page - NEC |
|
|
16 / 90 page  16 m m m m mPD784020, 784021 Table 6-1 Types of I/O Circuits for Pins and Handling of Unused Pins (2/2) Pin I/O circuit type I/O Recommended connection method for unused pins RESET 2 Input — TEST 1 To be connected to VSS directly AVREF1-AVREF3 — To be connected to VSS AVSS AVDD To be connected to VDD Caution When the I/O mode of an I/O dual-function pin is unpredictable, connect the pin to VDD through a resistor of 10 to 100 kilohms (particularly when the voltage of the reset input pin becomes higher than that of the low level input at power-on or when I/O is switched by software). Remark Since type numbers are consistent in the 78K series, those numbers are not always serial in each product. (Some circuits are not included.) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
