 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TAS5548DCAR Datasheet(PDF) 81 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5548DCAR Datasheet(HTML) 81 Page - Texas Instruments |
|
|
81 / 116 page  TAS5548 www.ti.com SLES270A – NOVEMBER 2012 – REVISED APRIL 2015 Table 54. ASRC Control (0xC4) (continued) 1 ASRC2 is bypassed 0 RESERVED 1 RESERVED 0 RESERVED 1 RESERVED D7 D6 D5 D4 D3 D2 D1 D0 FUNCTION 0 0 0 0 ASRC #1 Right Justified 16bit 0 0 0 1 ASRC #1 Right Justified 20bit 0 0 1 0 ASRC #1 Right Justified 24bit 0 0 1 1 ASRC #1 I2S 16bit 0 1 0 0 ASRC #1 I2S 20bit 0 1 0 1 ASRC #1 I2S 24bit 0 1 1 0 ASRC #1 Left Justified 16bit 0 1 1 1 ASRC #1 Left Justified 20bit 1 0 0 0 ASRC #1 Left Justified 24bit 0 0 0 0 ASRC #2 Right Justified 16bit 0 0 0 1 ASRC #2 Right Justified 20bit 0 0 1 0 ASRC #2 Right Justified 24bit 0 0 1 1 ASRC #2 I2S 16bit 0 1 0 0 ASRC #2 I2S 20bit 0 1 0 1 ASRC #2 I2S 24bit 0 1 1 0 ASRC #2 Left Justified 16bit 0 1 1 1 ASRC #2 Left Justified 20bit 1 0 0 0 ASRC #2 Left Justified 24bit Bit D28: Having ASRC's act independently allows two sources, such as S/PDIF receiver and a bluetooth module to be mixed comfortably, without issue if one of the sources fails/stops. Usage example: mixing audio from games console with bluetooth audio input. If bluetooth connection is dropped, the audio from console will not mute. Bit D18: Select truncation of the data on the output of the SRC, with or without applied Dither. This is based on user preference. TI suggests dithering before truncation. Table 55. ASRC Mode Control 0xC5 D31 D30 D29 D28 D27 D26 D25 D24 FUNCTION 0 Disable MCLKO (PSVC output is available, Default) 1 Enable MCLKO (PSVC output is not available) 0 Disable SCLKO (SCLK2 input is available, Default) 1 Enable SCLKO (SCLK2 input is not available) 0 Disable LRCLKO (LRCLK2 input is available, Default) 1 Enable LRCLKO (LRCLK2 input is not available) D23 D22 D21 D20 D19 D18 D17 D16 FUNCTION 0 Serial clock output sampling rate is 44.1/48 kHz 1 Serial clock output sampling rate is the internal sampling rate 0 Disable SDIN5 (SDOUT is available) 1 Enable SDIN5 (SDOUT is not available) D15 D14 D13 D12 D11 D10 D9 D8 FUNCTION 0 0 Serial output muted 0 1 Select ASRC channel 1+2 (from SDIN1) outputs for serial out Copyright © 2012–2015, Texas Instruments Incorporated Submit Documentation Feedback 81 Product Folder Links: TAS5548 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
