| Electronic Components Datasheet Search |
|
TAS5548DCAR Datasheet(PDF) 14 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5548DCAR Datasheet(HTML) 14 Page - Texas Instruments |
|
14 / 116 page ![]() Serial Audio Receiver 2x Stereo Serial Audio Receiver 2x Stereo Serial Audio Transciever Stereo 4ch ASRC 4ch ASRC Fixed Flow Digital Audio Processor (DAP) 10ch input 8ch Processor 8ch Output Mixer Clocks (Osc, PLL etc) 12.288 8ch PWM Generator + Headphone (PWM) Bypass MCU I2C Control Power Supply Volume Control (PSVC) Energy Manager (EMO) Power SDOUT/SDIN5 SDIN1 SDIN2 SCLK LRCLK SDIN2-1 SDIN2-2 SCLKO /SCLKIN_2 LRCLKO / LRCKIN_2 AVDD_PWM AVSS AVSS_PWM DVDD1 DVDD2 DVSS1 DVSS2 /PDN PWM_HPM_L&R PWM_HPP_L&R /BKND_ERR PWM_x_1 through 8 VALID /MUTE TAS5548 SLES270A – NOVEMBER 2012 – REVISED APRIL 2015 www.ti.com 7 Detailed Description 7.1 Overview The TAS5548 is an 8-channel Digital Pulse Width Modulator (PWM) with Digital Audio Processing and Sample Rate Converter that provides both advanced performance and a high level of system integration. The TAS5548 is designed to interface seamlessly with most digital audio decoders. The TAS5548 is designed to support DTS-HD specification Blu-ray HTiB applications. The ASRC consists of two separate modules which handle 4 channels each. Therefore, it is possible to support up to two different input sampling rates. The TAS5548 can drive eight channels of H-bridge power stages. Texas Instruments Power Stages are designed to work seamlessly with the TAS5548. The TAS5548 supports either the single-ended or bridge tied-load configuration. The TAS5548 also provides a high-performance, differential output to drive an external, differential- input, analog headphone amplifier. The TAS5548 supports AD, BD, and ternary modulation operating at a 384-kHz switching rate for 48-, 96, and 192-kHz data. The 8× oversampling combined with the fourth-order noise shaper provides a broad, flat noise floor and excellent dynamic range from 20 Hz to 32 kHz. The TAS5548 can be both an I2S Master or I2S Slave. The external crystal drives the DAP processor, and can drive the I2S Clocks, out of the device. The TAS5548 accepts master clock rates of 64, 128, 192, 256, 384, 512, and 768 fS. The TAS5548 accepts a 64-fS bit clock. The external crystal used must be 12.288 MHz. The TAS5548 also features power-supply-volume-control (PSVC), which improves dynamic range at lower power level and can be used as part of a Class G Power Supply when used with closed-loop PWM input power stages. 7.2 Functional Block Diagram Figure 13. Block Diagram 14 Submit Documentation Feedback Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: TAS5548 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |