PEB2256HT datasheet(39/490 Pages) INFINEON

39 / 490 page

FALC56 V1.2

PEB 2256

Pin Descriptions

Data Sheet

2002-08-27

•

Table 4

Pin Definitions - System Interface

No.

Ball

No.

Symbol

Input (I)

Output (O)

Supply (S)

Function

System Interface Receive

RDO

Receive Data Out

Received data that is sent to the system

highway. Clocking of data is done with the

rising or falling edge (SIC3.RESR) of SCLKR

or RCLK, if the receive elastic store is

bypassed. The delay between the beginning of

time slot 0 and the initial edge of SCLKR (after

SYPR goes active) is determined by the values

of registers RC1 and RC0.

If received data is shifted out with higher (more

than 2.048/1.544 Mbit/s) data rates, the active

channel phase is defined by bits

SIC2.SICS(2:0). During inactive channel

phases RDO is cleared (driven to low level, not

tristate).

SCLKR

I/O + PU

System Clock Receive

Working clock for the receive system interface

with a frequency of 16.384/8.192/4.096/2.048

MHz in E1 mode and 16.384/8.192/4.096/

2.048 MHz (SIC2.SSC2 = 0) or 12.352/6.176/

3.088/1.544 MHz (SIC2.SSC2 = 1) in T1/J1

mode. If the receive elastic store is bypassed,

the clock supplied on this pin is ignored,

because RCLK is used to clock the receive

system interface.

If SCLKR is configured to be an output, the

internal working clock of the receive system

interface sourced by DCO-R or RCLK is

output.

PEB2256HT Datasheet(PDF) 39 Page - Infineon Technologies AG

PEB2256HT Datasheet(HTML) 39 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL