AD6679 datasheet(67/81 Pages) AD

67 / 81 page

Data Sheet

AD6679

Rev. B | Page 67 of 81

TEST MODES

ADC TEST MODES

The AD6679 has various test options that aid in the system level

implementation. The AD6679 has ADC test modes that are

available in Register 0x550. These test modes are described in

Table 38. When an output test mode is enabled, the analog

section of the ADC is disconnected from the digital back-end

blocks and the test pattern is run through the output formatting

block. Some of the test patterns are subject to output formatting,

and some are not. The PN generators from the PN sequence

tests can be reset by setting Bit 4 or Bit 5 of Register 0x550.

These tests can be performed with or without an analog signal

(if present, the analog signal is ignored); however, they do

require an encode clock.

If the application mode has been set to select a DDC mode of

operation, the test modes must be enabled for each DDC

enabled. The test patterns can be enabled via Bit 2 and Bit 0 of

depending on which DDC(s) have been selected. The (I) output

data uses the test patterns selected for Channel A and the (Q)

output data uses the test patterns selected for Channel B. For

more information, see the AN-877 Application Note, Interfacing

to High Speed ADCs via SPI.

Table 38. ADC Test Modes

Output Test Mode

Bit Sequence

Pattern Name

Expression

Default/Seed

Value

Sample (N, N + 1, N + 2, …)

0000

Off (default)

Not applicable

0001

Midscale short

00 0000 0000 0000

Not applicable

0010

Positive Full-scale

short

01 1111 1111 1111

Not applicable

0011

Negative Full-scale

short

10 0000 0000 0000

Not applicable

0100

Checkerboard

10 1010 1010 1010

Not applicable

0x1555, 0x2AAA, 0x1555, 0x2AAA, 0x1555

0101

PN sequence, long

x23 + x18 + 1

0x3AFF

0x3FD7, 0x0002, 0x26E0, 0x0A3D, 0x1CA6

0110

PN sequence, short

x9 + x5 + 1

0x0092

0x125B, 0x3C9A, 0x2660, 0x0c65, 0x0697

0111

One-/zero-word

toggle

11 1111 1111 1111

Not applicable

0x0000, 0x3FFF, 0x0000, 0x3FFF, 0x0000

1000

User input

Not applicable

For repeat mode: User Pattern 1[15:2], User Pattern 2[15:2],

User Pattern 3[15:2], User Pattern 4[15:2], User Pattern 1[15:2]…

For single mode: User Pattern 1[15:2], User Pattern 2[15:2],

User Pattern 3[15:2], User Pattern 4[15:2], 0x0000…

1111

Ramp output

(x) % 214

Not applicable

(x) % 214, (x + 1) % 214, (x + 2) % 214, (x + 3) % 214

AD6679 Datasheet(PDF) 67 Page - Analog Devices

AD6679 Datasheet(HTML) 67 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL