AD6679 datasheet(79/81 Pages) AD

79 / 81 page

Data Sheet

AD6679

Rev. B | Page 79 of 81

Reg.

Addr.

(Hex)

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSB)

Default

Notes

0x568

Output mode

Frame clock mode (only

used when in output

data mode is in byte

mode)

00 = frame clock always

off

01 = frame clock always

10 = reserved

11 = frame clock

conditionally on based

on PN23 sequence

Output data mode

000 = parallel interleaved mode

(one virtual converter)

001 = parallel interleaved mode

(two virtual converters)

010 = channel multiplexed

(even/odd) mode

(one virtual converter)

011 = channel multiplexed

(even/odd) mode

(two virtual converters)

100 = byte mode

(one virtual converter)

101 = byte mode

(two virtual converters)

110 = byte mode

(four virtual converters)

111 = byte mode

(eight virtual converters)

0x569

DCO output delay

DCO clock delay

00 = 0°

01 = 90° (available

when DCO rate is less

than sample clock

rate)

10 = 180°

11 = 270° (available

when DCO rate is less

than sample clock

rate)

0x01

0x56A

Output adjust

LVDS output drive current adjust

000 = 2 mA

001 = 2.25 mA

010 = 2.5 mA

011 = 2.75 mA

100 = 3.0 mA

101 = 3.25 mA

110 = 3.5 mA (default)

111 = 3.75 mA

0x4C

0x56B

Output slew rate

adjust

Output slew rate

control

00 = 80 ps

01 = 150 ps

10 = 200 ps

11 = 250 ps

0x00

AD6679 Datasheet(PDF) 79 Page - Analog Devices

AD6679 Datasheet(HTML) 79 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL