| Electronic Components Datasheet Search |
|
PI7C7300DNA Datasheet(PDF) 61 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI7C7300DNA Datasheet(HTML) 61 Page - Pericom Semiconductor Corporation |
|
61 / 107 page ![]() PI7C7300D 3-PORT PCI-TO-PCI BRIDGE Page 61 of 107 Pericom Semiconductor November 2005 - Revision 1.01 Table 7-6 shows assertion of S_PERR# that is set under the following conditions: PI7C7300D is either the target of a write transaction or the initiator of a read transaction on the secondary bus. The parity error response bit must be set in the bridge control register of secondary interface. PI7C7300D detects a data parity error on the secondary bus or detects P_PERR# asserted during the completion phase of an upstream delayed write transaction on the target (primary) bus. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |