PC87591L datasheet(287/437 Pages) NSC

287 / 437 page

5.0 Host Controller Interface Modules (Continued)

Revision 1.07

287

www.national.com

Table 43. Host Interface Registers to Host Processor Mapping

Core Interrupts

For each channel, the Host Interface module generates two level (high) interrupts to the core ICU (see Figure 96). The firm-

ware can use these for interrupt-driven control of the PM channels.

In PC87570 Compatible mode (EME in HIPMnCTL register is set to 0), interrupts are enabled using HICTRL register bits

PMOCIE and PMICIE for output buffer empty and input buffer full interrupts, respectively.

In Enhanced PM mode (EME in HIPMnCTL register is set to1), interrupts are enabled using HIPMnCTL register bits OBEIE

and IBFIE for output buffer empty and input buffer full interrupts, respectively.

Host Interrupt Generation Modes

The Host Interface module generates three types of interrupts to the host: regular IRQ, SMI and SCI. The interrupt schemes

are designed to meet ACPI requirements for host interrupts. Two interrupt modes are supported: PC87570 Compatible and

Enhanced PM.

PC87570 Compatible Mode

PC87570 Compatible mode uses the same method for IRQ generation as the PC87570. It is available only for PM channel 1

and is enabled when EME in HIPMnCTL register is set to 0. Figure 98 illustrates this scheme.

The host configuration module assigns host interrupts to IRQ numbers (see Section 6.1.13 on page 355). IRQ11 is used as

an example interrupt and for the signal naming (the actual interrupt number used is determined by the IRQ routing logic).

When hardware-driven IRQ11 is disabled (PMHIE in HICTRL register is cleared), the firmware can control the IRQ11 signal

by writing to the signal’s respective bit in HIIRQC register. When hardware-driven IRQ11 is enabled (PMHIE is set to 1),

interrupts to the host are generated according to the status of the OBF flag.

Port

Legacy

Address1

1. The legacy address serves as an example only. Do not assign the same address for both channels.

Conﬁguration

PM Internal Chip

Select

Type

Name

Mnemonic

Channel n

6216

Index 6016,6116

Data

Write

Data

DBBIN

6616

Index 6216,6316

Command/Status

Write

Command

DBBIN

6216

Index 6016,6116

Data

Read

Data

DBBOUT

6616

Index 6216,6316

Command/Status

Read

Status

STATUS

IBF bit (HIPMnST)

EME bit (HIPMnCTL)

OBF bit (HIPMnST)

PMOCIE bit (HICTRL)

OBEIE bit (HIPMnCTL)

PMICIE bit (HICTRL)

IBFIE bit (HIPMnCTL)

PMnOBE

Interrupt

PMnIBF

Interrupt

ICU

Figure 96. Core Interrupt Request for PM Channel n

EME bit (HIPMnCTL)

PC87591L Datasheet(PDF) 287 Page - National Semiconductor (TI)

PC87591L Datasheet(HTML) 287 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL