Electronic Components Datasheet Search
  English  ▼

X  

PC87591L Datasheet(PDF) 296 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87591L
Description  LPC Mobile Embedded Controllers
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87591L Datasheet(HTML) 296 Page - National Semiconductor (TI)

Back Button PC87591L Datasheet HTML 292Page - National Semiconductor (TI) PC87591L Datasheet HTML 293Page - National Semiconductor (TI) PC87591L Datasheet HTML 294Page - National Semiconductor (TI) PC87591L Datasheet HTML 295Page - National Semiconductor (TI) PC87591L Datasheet HTML 296Page - National Semiconductor (TI) PC87591L Datasheet HTML 297Page - National Semiconductor (TI) PC87591L Datasheet HTML 298Page - National Semiconductor (TI) PC87591L Datasheet HTML 299Page - National Semiconductor (TI) PC87591L Datasheet HTML 300Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 296 / 437 page
background image
5.0 Host Controller Interface Modules (Continued)
www.national.com
296
Revision 1.07
Host Interface PM n Interrupt Enable Register (HIPMnIE)
The HIPMnIE register controls the PM n interrupt signals that enable SMI, SCI and IRQ interrupts. HIPMnIE is cleared on reset.
Location: Channel 1 - 00 FEBC16
Channel 2 - 00 FECE16
Type: R/W
Bit
76543210
Name
Reserved
HSMIE
HSCIE
HIRQE
SMIE
SCIE
IRQE
Reset
00000000
Bit
Description
0
IRQE (IRQ Enable).
0: PMnIRQ signal assumes its default value (low) and no interrupts are issued
1: Enables PM generation of IRQ events
1
SCIE (SCI Enable).
0: PMnSCI signal assumes its default value (high) and no interrupts are issued
1: Enables PM generation of SCI events
2
SMIE (SMI Enable).
0: PMnSMI signal assumes its default value (high) and no interrupts are issued
1: Enables the generation of SMI events by this module
3
HIRQE (Hardware IRQ Enable). Works only in Enhanced PM mode.
0: IRQB bit of HIPMnIC register controls the value of the IRQ
1: Enables the generation of IRQ events by hardware control based on the status of the OBF flag
4
HSCIE (Hardware SCI Enable). Works only in Enhanced PM mode.
0: SCIB bit in HIPMnIC register controls the value of the SCI
1: Enables the generation of SCI events by hardware control based on the status of the OBF and IBF flags
5
HSMIE (Hardware SMI Enable). Works only in Enhanced PM mode.
0: SMIB bit in HIPMnIC register controls the value of the SMI
1: Enables the generation of SMI events by hardware control based on the status of the OBF flag
7-6
Reserved.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com