Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 4 Page - Texas Instruments

  TMS320VC5502 Datasheet HTML 1Page - Texas Instruments TMS320VC5502 Datasheet HTML 2Page - Texas Instruments TMS320VC5502 Datasheet HTML 3Page - Texas Instruments TMS320VC5502 Datasheet HTML 4Page - Texas Instruments TMS320VC5502 Datasheet HTML 5Page - Texas Instruments TMS320VC5502 Datasheet HTML 6Page - Texas Instruments TMS320VC5502 Datasheet HTML 7Page - Texas Instruments TMS320VC5502 Datasheet HTML 8Page - Texas Instruments TMS320VC5502 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 189 page
background image
www.ti.com
Contents
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
1
TMS320VC5502
................................................................................................................. 15
1.1
Features
..................................................................................................................... 15
2
Introduction
....................................................................................................................... 16
2.1
Description
.................................................................................................................. 16
2.2
Pin Assignments
............................................................................................................ 17
2.2.1
Ball Grid Array (GZZ and ZZZ)
................................................................................ 17
2.2.2
Low-Profile Quad Flatpack (PGF)
............................................................................. 19
2.2.3
Signal Descriptions
.............................................................................................. 21
3
Functional Overview
........................................................................................................... 33
3.1
Memory
...................................................................................................................... 34
3.1.1
On-Chip ROM
................................................................................................... 34
3.1.2
On-Chip Dual-Access RAM (DARAM)
........................................................................ 35
3.1.3
Instruction Cache
................................................................................................ 35
3.1.4
Memory Map
..................................................................................................... 36
3.1.5
Boot Configuration
............................................................................................... 37
3.2
Peripherals
.................................................................................................................. 37
3.3
Configurable External Ports and Signals
................................................................................ 38
3.3.1
Parallel Port Mux
................................................................................................ 38
3.3.2
Host Port Mux
.................................................................................................... 39
3.3.3
Serial Port 2 Mux
................................................................................................ 40
3.3.4
External Bus Selection Register (XBSR)
..................................................................... 41
3.4
Configuration Examples
................................................................................................... 43
3.5
Timers
........................................................................................................................ 44
3.5.1
Timer Interrupts
.................................................................................................. 45
3.5.2
Timer Pins
........................................................................................................ 46
3.5.3
Timer Signal Selection Register (TSSR)
..................................................................... 47
3.6
Universal Asynchronous Receiver/Transmitter (UART)
............................................................... 48
3.7
Inter-Integrated Circuit (I2C) Module
..................................................................................... 50
3.8
Host-Port Interface (HPI)
.................................................................................................. 51
3.9
Direct Memory Access (DMA) Controller
................................................................................ 52
3.9.1
DMA Channel 0 Control Register (DMA_CCR0)
........................................................... 52
3.10
System Clock Generator
.................................................................................................. 54
3.10.1
Input Clock Source
.............................................................................................. 55
3.10.2
Clock Groups
..................................................................................................... 57
3.10.3
EMIF Input Clock Selection
.................................................................................... 58
3.10.4
Changing the Clock Group Frequencies
..................................................................... 58
3.10.5
PLL Control Registers
.......................................................................................... 60
3.10.6
Reset Sequence
................................................................................................. 72
3.11
Idle Control
.................................................................................................................. 72
3.11.1
Clock Domains
................................................................................................... 73
3.11.2
IDLE Procedures
................................................................................................ 73
3.11.3
Module Behavior at Entering IDLE State
..................................................................... 75
3.11.4
Wake-Up Procedure
............................................................................................ 76
3.11.5
Auto-Wakeup/Idle Function for McBSP and DMA
........................................................... 78
3.11.6
Clock State of Multiplexed Modules
........................................................................... 78
4
Contents



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com