Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 23 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 19Page - Texas Instruments TMS320VC5502 Datasheet HTML 20Page - Texas Instruments TMS320VC5502 Datasheet HTML 21Page - Texas Instruments TMS320VC5502 Datasheet HTML 22Page - Texas Instruments TMS320VC5502 Datasheet HTML 23Page - Texas Instruments TMS320VC5502 Datasheet HTML 24Page - Texas Instruments TMS320VC5502 Datasheet HTML 25Page - Texas Instruments TMS320VC5502 Datasheet HTML 26Page - Texas Instruments TMS320VC5502 Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 189 page
background image
www.ti.com
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
Table 2-4. Signal Descriptions (continued)
PIN
MULTIPLEXED
PIN
OTHER(2)
FUNCTION
NAME
SIGNAL NAME
TYPE(1)
Parallel Port — Control Pins
The C0 pin of the Parallel Port serves one of two functions: parallel general-purpose
input/output (PGPIO) signal PGPIO20 or external memory interface control signal
EMIF.ARE/SADS/SDCAS/SRE. The function of the C0 pin is determined by the
C0
I/O/Z
state of the GPIO6 pin during reset. The C0 pin is set to PGPIO20 if GPIO6 is low
during reset. The C0 pin is set to EMIF.ARE/SADS/SDCAS/SRE if GPIO6 is high
during reset. The function of the C0 pin will be set once the device is taken out of
reset (RESET pin transitions from a low to high state).
Parallel general-purpose I/O. PGPIO20 is selected when GPIO6 is low during
PGPIO20
I/O/Z
C, D, E, F,
reset. The PGPIO20 signal is configured as an input after reset.
G, H, M
EMIF control pin. EMIF.ARE/SADS/SDCAS/SRE is selected when GPIO6 is high
during reset. The EMIF.ARE/SADS/SDCAS/SRE signal is in a high-impedance state
during reset and is set to output after reset with an output value of 1.
EMIF.ARE/SADS/
The EMIF.ARE/SADS/SDCAS/SRE signal serves four different functions when used
O/Z
SDCAS/SRE
by the EMIF: asynchronous memory read-enable (EMIF.ARE), synchronous memory
address strobe (EMIF.SADS), SDRAM column-address strobe (EMIF.SDCAS), and
synchronous read-enable (EMIF.SRE) (selected by RENEN in the CE Secondary
Control Register 1).
The C1 pin of the Parallel Port serves one of two functions: parallel general-purpose
input/output (PGPIO) signal PGPIO21 or external memory interface control signal
EMIF.AOE/SOE/SDRAS. The function of the C1 pin is determined by the state of
C1
I/O/Z
the GPIO6 pin during reset. The C1 pin is set to PGPIO21 if GPIO6 is low during
reset. The C1 pin is set to EMIF.AOE/SOE/SDRAS if GPIO6 is high during reset.
The function of the C1 pin will be set once the device is taken out of reset (RESET
pin transitions from a low to high state).
C, D, E, F,
Parallel general-purpose I/O. PGPIO21 is selected when GPIO6 is low during
PGPIO21
I/O/Z
G, H, M
reset. The PGPIO21 signal is configured as an input after reset.
EMIF control pin. EMIF.AOE/SOE/SDRAS is selected when GPIO6 is high during
reset. The EMIF.AOE/SOE/SDRAS signal is in a high-impedance state during reset
EMIF.AOE/SOE/
and is set to output after reset with an output value of 1.
O/Z
SDRAS
The EMIF.AOE/SOE/SDRAS signal serves three different functions when used by
the EMIF: asynchronous memory output-enable (EMIF.AOE), synchronous memory
output-enable (EMIF.SOE), and SDRAM row-address strobe (EMIF.SDRAS).
The C2 pin of the Parallel Port serves one of two functions: parallel general-purpose
input/output (PGPIO) signal PGPIO22 or external memory interface control signal
EMIF.AWE/SWE/SDWE. The function of the C2 pin is determined by the state of the
C2
I/O/Z
GPIO6 pin during reset. The C2 pin is set to PGPIO22 if GPIO6 is low during reset.
The C2 pin is set to EMIF.AWE/SWE/SDWE if GPIO6 is high during reset. The
function of the C2 pin will be set once the device is taken out of reset (RESET pin
transitions from a low to high state).
C, D, E, F,
Parallel general-purpose I/O. PGPIO22 is selected when GPIO6 is low during
PGPIO22
I/O/Z
G, H, M
reset. The PGPIO22 signal is configured as an input after reset.
EMIF control pin. EMIF.AWE/SWE/SDWE is selected when GPIO6 is high during
reset. The EMIF.AWE/SWE/SDWE signal is in a high-impedance state during reset
EMIF.AWE/SWE/
and is set to output after reset with an output value of 1.
O/Z
SDWE
The EMIF.AWE/SWE/SDWE signal serves three different functions when used by
the EMIF: asynchronous memory write-enable (EMIF.AWE), synchronous memory
write-enable (EMIF.SWE), and SDRAM write-enable (EMIF.SDWE).
Introduction
23



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com