Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 95 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 95 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 91Page - Texas Instruments TMS320VC5502 Datasheet HTML 92Page - Texas Instruments TMS320VC5502 Datasheet HTML 93Page - Texas Instruments TMS320VC5502 Datasheet HTML 94Page - Texas Instruments TMS320VC5502 Datasheet HTML 95Page - Texas Instruments TMS320VC5502 Datasheet HTML 96Page - Texas Instruments TMS320VC5502 Datasheet HTML 97Page - Texas Instruments TMS320VC5502 Datasheet HTML 98Page - Texas Instruments TMS320VC5502 Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 189 page
background image
www.ti.com
3.13
External Bus Control Register
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
3.12.2.9
Parallel GPIO Data Register 2 (PGPIODAT2)
15
14
13
12
11
10
9
8
Reserved
IO45DAT
IO44DAT
IO43DAT
IO42DAT
IO41DAT
IO40DAT
R/W, 00
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
7
6
5
4
3
2
1
0
IO39DAT
IO38DAT
IO37DAT
IO36DAT
IO35DAT
IO34DAT
IO33DAT
IO32DAT
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
R/W, pin
LEGEND: R = Read, W = Write, n = value at reset, pin = the reset value depends on the signal level on the corresponding I/O pin.
Figure 3-42. Parallel GPIO Data Register 2 Layout (0x4408)
Table 3-45. Parallel GPIO Data Register 2 Bit Field Description
(1)
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
Reserved
15-14
R/W
00
Reserved
IOxDAT
13-0
R/W
Depends on the signal level on
Data bits used to control the level of the I/O pins
the corresponding I/O pin
configured as output pins, and to monitor the level of the
corresponding I/O pins configured as input pins. See
Table 3-36, TMS320VC5502 PGPIO Cross- Reference.
If IOxDIR = 0, then:
•
IOxDAT = 0: Corresponding I/O pin is read as a low
•
IOxDAT = 1: Corresponding I/O pin is read as a high
If IOxDIR = 1, then:
•
IOxDAT = 0: Set corresponding I/O pin to low
•
IOxDAT = 1: Set corresponding I/O pin to high
(1)
x = value from 32 to 45
The External Bus Control Register is used to disable/enable the bus pullups, pulldowns, and bus holders
of the 5502 pins. Table 3-46 lists which 5502 pins have pullups, pulldowns, and bus holders, and which bit
on the XBCR enables/disables that feature. Please note that for pins with dual functionality (e.g., HC0,
HC1, C0, etc.), the bus holder, pullup, and pulldown feature of each pin can be enabled or disabled
regardless of the function of the pin at the time.
Functional Overview
95



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com