Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 82 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 82 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 78Page - Texas Instruments TMS320VC5502 Datasheet HTML 79Page - Texas Instruments TMS320VC5502 Datasheet HTML 80Page - Texas Instruments TMS320VC5502 Datasheet HTML 81Page - Texas Instruments TMS320VC5502 Datasheet HTML 82Page - Texas Instruments TMS320VC5502 Datasheet HTML 83Page - Texas Instruments TMS320VC5502 Datasheet HTML 84Page - Texas Instruments TMS320VC5502 Datasheet HTML 85Page - Texas Instruments TMS320VC5502 Datasheet HTML 86Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 189 page
background image
www.ti.com
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
Table 3-29. IDLE Status Register Bit Field Description (continued)
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
EMIFIS
5
R
0
External Memory Interface (EMIF) idle status bit
•
EMIFIS = 0: EMIF module is active
•
EMIFIS = 1: EMIF module is disabled
CLKIS
4
R
0
Device clock generator idle status bit
•
CLKIS = 0: Device clock generator module is active
•
CLKIS = 1: Device clock generator is disabled
PERIS
3
R
0
Peripheral idle status bit
•
PERIS = 0: All peripheral modules are active
•
PERIS = 1: All peripheral modules are disabled
ICACHEIS
2
R
0
ICACHE idle status bit
•
ICACHEIS = 0: ICACHE module is active
•
ICACHEIS = 1: ICACHE module is disabled
MPIS
1
R
0
DMA and HPI idle status bit
•
MPIS = 0: DMA and HPI modules are active
•
MPIS = 1: DMA and HPI modules are disabled
CPUIS
0
R
0
CPU idle status bit
•
CPUIS = 0: CPU module is active
•
CPUIS = 1: CPU module is disabled
3.11.7.3
Peripheral IDLE Control Register (PICR)
15
14
13
12
11
10
9
8
Reserved
MISC
EMIF
BIOST
WDT
PIO
URT
R, 00
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
7
6
5
4
3
2
1
0
I2C
ID
IO
SP2
SP1
SP0
TIM1
TIM0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
R/W, 0
LEGEND: R = Read, W = Write, n = value at reset
Figure 3-28. Peripheral IDLE Control Register Layout (0x9400)
82
Functional Overview



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com