| Electronic Components Datasheet Search |
|
TMS320VC5502 Datasheet(PDF) 77 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320VC5502 Datasheet(HTML) 77 Page - Texas Instruments |
|
77 / 189 page ![]() www.ti.com TMS320VC5502 Fixed-Point Digital Signal Processor SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004 3.11.4.4 EMIF Module Wake-up Procedure If both the CPU and the EMIF are in idle, then the EMIF will come out of idle when the CPU is taken out of idle. The CPU can be taken out of idle through the use of an NMI or an enabled external interrupt. External interrupts can be enabled through the IER0 and IER1 registers. If the CPU is not in idle, then the EMIF can be taken out of idle through either of the following two procedures: 1. Write '0' to the PERI bit in ICR. 2. Execute the IDLE instruction. 3. All idled peripherals, including the EMIF, wake up. Or: 1. Write '0' to the EMIF bit in PICR. 2. The EMIF module will wake up. 3.11.4.5 IDLE2 Mode Wake-up Procedure The 5502 can be taken completely out of IDLE2 mode by executing the following procedure. 1. CPU wakes up from idle through NMI or enabled external interrupt. 2. Write '0' to all bits in the ICR. 3. Execute the IDLE instruction. 4. All internal clocks are enabled and all modules come out of idle. 3.11.4.6 IDLE3 Mode Wake-up Procedure The 5502 can be taken completely out of IDLE3 mode by executing the following procedure. 1. CPU wakes up from idle through NMI or enabled external interrupt. 2. Write '0' to all bits in the ICR. 3. Execute the IDLE instruction. 4. All internal clocks are enabled and all modules come out of idle. 5. Write '0' to the PLLPWRDN and PLLRST bits in PLLCSR. 6. Wait for the PLL to relock by polling the LOCK bit or by setting up a LOCK interrupt. 7. Set the PLLEN bit in PLLCSR to '1'. 8. All internal clocks will now come from the PLL core. NOTE Step 3 can be modified to only wake up certain modules, see previous sections for more information on the wake-up procedures for the 5502 modules. 3.11.4.7 IDLE3 Mode With Internal Oscillator Disabled Wake-up Procedure The internal oscillator of the 5502 will be woken up along with the CLOCK module through an NMI or an enabled external interrupt. The source (INT0, INT1, INT2, INT3, or NMI) for the wake-up signal can be selected through the use of the WKEN register. The maskable external interrupts must be enabled through IER0 and IER1 prior to setting the 5502 to Idle 3 mode. The 5502 has internal circuitry that will count down a predetermined number of clock cycles (41,032 reference clock cycles) to allow the oscillator input to become stable after waking up from power-down state or reset. When waking up from idle mode, program flow will start after the stabilization period of the oscillator has expired (41032 reference clock cycles). Functional Overview 77 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |