Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5502 Datasheet(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5502
Description  Fixed-Point Digital Signal Processor
PDF  189 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5502 Datasheet(HTML) 30 Page - Texas Instruments

Back Button TMS320VC5502 Datasheet HTML 26Page - Texas Instruments TMS320VC5502 Datasheet HTML 27Page - Texas Instruments TMS320VC5502 Datasheet HTML 28Page - Texas Instruments TMS320VC5502 Datasheet HTML 29Page - Texas Instruments TMS320VC5502 Datasheet HTML 30Page - Texas Instruments TMS320VC5502 Datasheet HTML 31Page - Texas Instruments TMS320VC5502 Datasheet HTML 32Page - Texas Instruments TMS320VC5502 Datasheet HTML 33Page - Texas Instruments TMS320VC5502 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 189 page
background image
www.ti.com
TMS320VC5502
Fixed-Point Digital Signal Processor
SPRS166H – APRIL 2001 – REVISED NOVEMBER 2004
Table 2-4. Signal Descriptions (continued)
PIN
MULTIPLEXED
PIN
OTHER(2)
FUNCTION
NAME
SIGNAL NAME
TYPE(1)
Oscillator/Clock Pins
Clock output. CLKOUT can be set to reflect the clock of the Fast Peripherals Clock
Group, Slow Peripherals Clock Group, and the External Memory Interface Clock
Group. The CLKOUT pin is set to the internal clock SYSCLK1 during and after reset.
CLKOUT
O/Z
F
SYSCLK1 is set equal to a divided-by-four CLKIN or OSCOUT (depending on the
state of the GPIO4 pin) during and after reset. SYSCLK1 is used to clock the Fast
Peripheral Clock Group.
Clock/oscillator input. If the internal oscillator is not being used, X2/CLKIN
X2/CLKIN
I
functions as the clock input.
Output pin from the internal oscillator for the crystal. If the internal oscillator is
X1
O
not used, X1 should be left unconnected.
Multichannel Buffered Serial Port Pins (McBSP0 and McBSP1)
C, F, G, H, Receive clock input of McBSP0. The CLKR0 pin is configured as an input after
CLKR0
I/O/Z
M
reset.
DR0
I
L, G
Serial data receive input of McBSP0
Frame synchronization pulse for receive input of McBSP0. The FSR0 pin is
FSR0
I/O/Z
F, G, H, M
configured as an input after reset.
C, F, G, H,
CLKX0
I/O/Z
Transmit clock of McBSP0. The CLKX0 pin is configured as an input after reset.
M
Serial data transmit output of McBSP0. The DX0 pin is in a high-impedance state
DX0
O/Z
F, H, M
during and after reset.
Frame synchronization pulse for transmit output of McBSP0. The FSX0 pin is
FSX0
I/O/Z
F, G, H, M
configured as an input after reset.
Receive clock input of McBSP1. The CLKR1 pin is configured as an input after
CLKR1
I/O/Z
C, G, H, M
reset.
DR1
I
L, G
Serial data receive input of McBSP1
Frame synchronization pulse for receive input of McBSP1. The FSR1 pin is
FSR1
I/O/Z
F, G, H, M
configured as an input after reset.
Serial data transmit output of McBSP1. The DX1 pin is in a high-impedance state
DX1
O/Z
F, H, M
during and after reset.
C, F, G, H,
CLKX1
I/O/Z
Transmit clock of McBSP1. The CLKX1 pin is configured as an input after reset.
M
Frame synchronization pulse for transmit output of McBSP1. The FSX1 pin is
FSX1
I/O/Z
F, G, H, M
configured as an input after reset.
Serial Port 2 (McBSP2/UART) Pins
DR2
I
L, G
McBSP2 data receive input
McBSP2 data transmit output. The DX2 pin is in a high-impedance state during
DX2
O/Z
F, H, M
and after reset.
The SP0 pin of Serial Port 2 serves one of two functions: GPIO3 or CLKX2. The
function of the SP0 pin is determined by the state of the GPIO7 pin during reset.
SP0
I/O/Z
C, F, M
The SP0 pin is set to GPIO3 if GPIO7 is low during reset. The SP0 pin is set to
CLKX2 if GPIO7 is high during reset. The function of the SP0 pin will be set once
the device is taken out of reset (RESET pin transitions from a low to high state).
GPIO3. GPIO3 is selected if GPIO7 is low during reset. The GPIO3 signal is
GPIO3
I/O/Z
G, H
configured as input after reset.
McBSP2 transmit clock. CLKX2 is selected if GPIO7 is high during reset. The
CLKX2
I/O/Z
G, H
CLKX2 signal is configured as input after reset.
The SP1 pin of Serial Port 2 serves one of two functions: UART.TX or CLKR2. The
function of the SP1 pin is determined by the state of the GPIO7 pin during reset.
SP1
I/O/Z
C, F, M
The SP1 pin is set to UART.TX if GPIO7 is low during reset. The SP1 pin is set to
CLKR2 if GPIO7 is high during reset. The function of the SP1 pin will be set once
the device is taken out of reset (RESET pin transitions from a low to high state).
UART transmit data output. UART.TX is selected if GPIO7 is low during reset. The
UART.TX
O
UART.TX signal outputs a value of 1 during and after reset.
McBSP2 receive clock. CLKR2 is selected if GPIO7 is high during reset. The
CLKR2
I/O/Z
G, H
CLKR2 signal is configured as input after reset.
30
Introduction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com