TSB43AB21 datasheet(82/109 Pages) TI

82 / 109 page

4–41

Table 4–34. Isochronous Receive Context Control Register Description (Continued)

BIT

FIELD NAME

TYPE

DESCRIPTION

cycleMatchEnable

RSCU

When bit 29 is set to 1 and the 13-bit cycleMatch field (bits 24–12) in the isochronous receive context

match register (See Section 4.46, Isochronous Receive Context Match Register) matches the 13-bit

cycleCount field in the cycleStart packet, the context begins running. The effects of this bit, however,

are impacted by the values of other bits in this register. Once the context has become active,

hardware clears this bit. The value of this bit must not be changed while bit 10 (active) or bit 15 (run)

is set to 1.

multiChanMode

RSC

When bit 28 is set to 1, the corresponding isochronous receive DMA context receives packets for

all isochronous channels enabled in the isochronous receive channel mask high register at OHCI

offset 70h/74h (see Section 4.19, Isochronous Receive Channel Mask High Register) and

isochronous receive channel mask low register at OHCI offset 78h/7Ch (see Section 4.20,

Isochronous Receive Channel Mask Low Register). The isochronous channel number specified in

the isochronous receive context match register (see Section 4.46, Isochronous Receive Context

Match Register) is ignored.

When this bit is cleared, the isochronous receive DMA context receives packets for the single

channel specified in the isochronous receive context match register (see Section 4.46, Isochronous

Receive Context Match Register). Only one isochronous receive DMA context may use the

isochronous receive channel mask registers (see Sections 4.19, Isochronous Receive Channel

Mask High Register, and 4.20, Isochronous Receive Channel Mask Low Register). If more than one

isochronous receive context control register has this bit set, the results are undefined. The value of

this bit must not be changed while bit 10 (active) or bit 15 (run) is set to 1.

dualBufferMode

RSC

When bit 27 is set to 1, receive packets are separated into first and second payload and streamed

independently to the firstBuffer series and secondBuffer series as described in Section 10.2.3 in the

1394 Open Host Controller Interface Specification. Also, when bit 27 is set to 1, both bits 28

(multiChanMode) and 31 (bufferFill) are cleared to 0. The value of this bit does not change when

either bit 10 (active) or bit 15 (run) is set to 1.

26–16

RSVD

Reserved. Bits 26–16 return 0s when read.

run

RSCU

Bit 15 is set to 1 by software to enable descriptor processing for the context and cleared by software

to stop descriptor processing. The TSB43AB21 device changes this bit only on a system (hardware)

or software reset.

14–13

RSVD

Reserved. Bits 14 and 13 return 0s when read.

wake

RSU

Software sets bit 12 to 1 to cause the TSB43AB21 device to continue or resume descriptor

processing. The TSB43AB21 device clears this bit on every descriptor fetch.

dead

The TSB43AB21 device sets bit 11 to 1 when it encounters a fatal error, and clears the bit when

software clears bit 15 (run).

active

The TSB43AB21 device sets bit 10 to 1 when it is processing descriptors.

9–8

RSVD

Reserved. Bits 9 and 8 return 0s when read.

7–5

spd

This field indicates the speed at which the packet was received.

000 = 100M bits/sec

001 = 200M bits/sec

010 = 400M bits/sec

All other values are reserved.

4–0

event code

For bufferFill mode, possible values are: ack_complete, evt_descriptor_read, evt_data_write, and

evt_unknown. Packets with data errors (either dataLength mismatches or dataCRC errors) and

packets for which a FIFO overrun occurred are backed out. For packet-per-buffer mode, possible

values are: ack_complete, ack_data_error, evt_long_packet, evt_overrun, evt_descriptor_read,

evt_data_write, and evt_unknown.

TSB43AB21 Datasheet(PDF) 82 Page - Texas Instruments

TSB43AB21 Datasheet(HTML) 82 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL