TSB43AB21 datasheet(9/109 Pages) TI

9 / 109 page

1–1

1 Introduction

This chapter provides an overview of the Texas Instruments TSB43AB21 device and its features.

1.1

Description

The Texas Instruments TSB43AB21 device is an integrated 1394a-2000 OHCI PHY/link-layer controller (LLC) device

that is fully compliant with the PCI Local Bus Specification, the PCI Bus Power Management Interface Specification

(Revision 1.1), IEEE Std 1394-1995, IEEE Std 1394a-2000, and the 1394 Open Host Controller Interface

Specification (Release 1.1). It is capable of transferring data between the 33-MHz PCI bus and the 1394 bus at

100M bits/s, 200M bits/s, and 400M bits/s. The TSB43AB21 device provides one 1394 port. The TSB43AB21 device

also supports the IEEE Std 1394a-2000 power-down features for battery-operated applications and arbitration

enhancements.

As required by the 1394 Open Host Controller Interface Specification (OHCI) and IEEE Std 1394a-2000, internal

control registers are memory-mapped and nonprefetchable. The PCI configuration header is accessed through

configuration cycles specified by PCI, and it provides plug-and-play (PnP) compatibility. Furthermore, the

TSB43AB21 device is compliant with the PCI Bus Power Management Interface Specification as specified by the

PC 2001 Design Guide requirements. The TSB43AB21 device supports the D0, D1, D2, and D3 power states.

The TSB43AB21 design provides PCI bus master bursting, and it is capable of transferring a cacheline of data at

132M bytes/s after connection to the memory controller. Because PCI latency can be large, deep FIFOs are provided

to buffer the 1394 data.

The TSB43AB21 device provides physical write posting buffers and a highly-tuned physical data path for SBP-2

performance. The TSB43AB21 device also provides multiple isochronous contexts, multiple cacheline burst

transfers, and advanced internal arbitration.

An advanced CMOS process achieves low power consumption and allows the TSB43AB21 device to operate at PCI

clock rates up to 33 MHz.

The TSB43AB21 PHY-layer provides the digital and analog transceiver functions needed to implement a single-port

node in a cable-based 1394 network. The cable port incorporates two differential line transceivers. The transceivers

include circuitry to monitor the line conditions as needed for determining connection status, for initialization and

arbitration, and for packet reception and transmission.

The TSB43AB21 PHY-layer requires only an external 24.576-MHz crystal as a reference for the cable ports. An

external clock may be provided instead of a crystal. An internal oscillator drives an internal phase-locked loop (PLL),

which generates the required 393.216-MHz reference signal. This reference signal is internally divided to provide the

clock signals that control transmission of the outbound encoded strobe and data information. A 49.152-MHz clock

signal is supplied to the integrated LLC for synchronization and is used for resynchronization of the received data.

Data bits to be transmitted through the cable port are received from the integrated LLC and are latched internally in

synchronization with the 49.152-MHz system clock. These bits are combined serially, encoded, and transmitted at

98.304M, 196.608M, or 393.216M bits/s (referred to as S100, S200, or S400 speeds, respectively) as the outbound

data-strobe information stream. During transmission, the encoded data information is transmitted differentially on the

twisted-pair B (TPB) cable pair, and the encoded strobe information is transmitted differentially on the twisted-pair

A (TPA) cable pair.

During packet reception, the TPA and TPB transmitters of the receiving cable port are disabled, and the receivers

for that port are enabled. The encoded data information is received on the TPA cable pair, and the encoded strobe

information is received on the TPB cable pair. The received data-strobe information is decoded to recover the receive

clock signal and the serial data bits. The serial data bits are resynchronized to the local 49.152-MHz system clock

and sent to the integrated LLC.

Both the TPA and TPB cable interfaces incorporate differential comparators to monitor the line states during

initialization and arbitration. The outputs of these comparators are used by the internal logic to determine the

TSB43AB21 Datasheet(PDF) 9 Page - Texas Instruments

TSB43AB21 Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL