DS2155 datasheet(236/262 Pages) DALLAS

236 / 262 page

DS2156

236 of 262

Figure 34-7. Transmit-Side ESF Timing

Note 1: TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is not enabled (IOCR1.3 = 0).

Note 2: TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is enabled (IOCR1.3 = 1).

Note 3: TSYNC in multiframe mode (IOCR1.2 = 1).

Note 4: TLINK data (FDL bits) sampled during the F-bit time of odd frame and inserted into the outgoing T1 stream if enabled through TCR1.2.

Note 5: ZBTSI mode is enabled (T1TCR2.1 = 1).

Note 6: TLINK data (Z bits) sampled during the F-bit time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled

through T1TCR1.2.

Figure 34-8. Transmit-Side Boundary Timing (with Elastic Store Disabled)

Note 1: TSYNC is in the output mode (IOCR1.1 = 1).

Note 2: TSYNC is in the input mode (IOCR1.1 = 0).

Note 3: TCHBLK is programmed to block channel 2.

Note 4: Shown is TLINK/TLCLK in the ESF framing mode.

2345

6789 10 11 12

TSSYNC

FRAME#

TLCLK

TSYNC

TLINK

13 14 15 16 17 18 19 20 21 22 23 24 1

2345

TLCLK

TLINK

LSB

MSB

LSB MSB

CHANNEL 1

CHANNEL 2

CHANNEL 1

CHANNEL 2

C/A

D/B

C/A

D/B

TCLK

TSER

TSYNC

TSIG

TCHCLK

TCHBLK

TLCLK

TLINK

D/B

DON'T CARE

DS2155 Datasheet(PDF) 236 Page - Dallas Semiconductor

DS2155 Datasheet(HTML) 236 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL