DS2155 datasheet(237/262 Pages) DALLAS

237 / 262 page

DS2156

237 of 262

Figure 34-9. Transmit-Side 1.544MHz Boundary Timing (with Elastic Store

Enabled)

Note 1: TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG is ignored during channel 24).

Figure 34-10. Transmit-Side 2.048MHz Boundary Timing (with Elastic Store

Enabled)

Note 1: TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored.

Note 2: TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored).

Note 3: TCHBLK is forced to 1 in the same channels as TSER is ignored (see Note 1).

Note 4: The F-bit position for the T1 frame is sampled and passed through the transmit-side elastic store into the MSB bit position of channel 1.

(Normally, the transmit-side formatter overwrites the F-bit position unless the formatter is programmed to pass through the F-bit

position.)

LSB

F MSB

LSB MSB

CHANNEL 1

CHANNEL 24

C/A D/B

TSYSCLK

TSER

TSSYNC

TSIG

TCHCLK

TCHBLK

CHANNEL 23

CHANNEL 24

CHANNEL 1

LSB F

LSB MSB

CHANNEL 1

CHANNEL 32

C/A D/B

TSYSCLK

TSER

TSSYNC

TSIG

TCHCLK

TCHBLK

CHANNEL 31

CHANNEL 32

CHANNEL 1

2,3

DS2155 Datasheet(PDF) 237 Page - Dallas Semiconductor

DS2155 Datasheet(HTML) 237 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL