PC87306 datasheet(75/110 Pages) NSC

75 / 110 page

80 Parallel Port (Continued)

86 EXTENDED CAPABILITIES PARALLEL PORT (ECP)

861 Introduction

The ECP support includes a 16-byte FIFO that can be con-

figured for either direction commanddata FIFO tags (one

per byte) a FIFO threshold interrupt for both directions

FIFO empty and full status bits automatic generation of

strobes (by hardware) to fill or empty the FIFO transfer of

commands and data and a Run Length Encoding (RLE)

expanding (decompression) as explained below

The Extended Capabilities Port (ECP) is enabled when bit 2

of PCR is 1 Once enabled its mode is controlled via the

mode field of ECRbits 567 of ECR register

The ECP has ten registers See Table 8-7

The AFIFO CFIFO DFIFO and TFIFO registers access the

same ECP FIFO The FlFO is accessed at Base a 000h or

Base a 400h depending on the mode field of ECR and the

FIFO can be accessed by host DMA cycles as well as host

PIO cycles

When DMA is configured and enabled (bit 3 of ECR is 1 and

bit 2 of ECR is 0) the ECP automatically (by hardware) is-

sues DMA requests to fill the FIFO (in the forward direction

when bit 5 of DCR is 0) or to empty the FIFO (in the back-

ward direction when bit 5 of DCR is 1) All DMA transfers are

to or from these registers The ECP does not assert DMA

request for more than 32 consecutive DMA cycles The ECP

stops requesting DMA when TC is detected during an ECP

DMA cycle

Writing into a full FIFO and reading from an empty FIFO

are ignored The written data is lost and the read data is

undefined The FIFO empty and full status bits are not af-

fected by such access

Some registers are not accessible in all modes of operation

or may be accessed in one direction only Accessing a non

accessible register has no effect Data read is undefined

data written is ignored the FIFO does not update The

PV87323VF Parallel Port registers (DRT STR and CTR) are

not accessible when ECP is enabled

To improve noise immunity in ECP cycles the state ma-

chine does not examine the control handshake response

lines until the data has had time to switch

IN ECP mode

DATAR replaces DTR of SPPEPP modes

DSR replaces SPR of SPPEPP modes

DCR replaces CTR of SPPEPP modes

A detailed description of the various modes follows in Sec-

tions 88 – 811

TABLE 8-7 ECP Registers

A10

Offset

Access

Size

Mode

Function

Address

ECR (5 – 7)

DATAR

Byte

000001

Parallel Port Data Register

AFIFO

Byte

011

ECP Address FIFO

DSR

Byte

ALL

Status Register

DCR

Byte

ALL

Control Register

CFIFO

Byte

010

Parallel Port Data FIFO

DFIFO

Byte

011

ECP Data FIFO

TFIFO

Byte

110

Test FIFO

CNFGA

Byte

111

Configuration Register A

CNFGB

Byte

111

Configuration Register B

ECR

Byte

ALL

Extended Control Register

The Base address is stored in bits A2–A9 It is 278h 378h or 3BCh as specified in the FAR register

PC87306 Datasheet(PDF) 75 Page - National Semiconductor (TI)

PC87306 Datasheet(HTML) 75 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL