Electronic Components Datasheet Search
  English  ▼

X  

PC87306 Datasheet(PDF) 91 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87306
Description  PC87306 SuperI/OTM Enhanced Sidewinder Lite Floppy Disk Controller, Keyboard Controller, Real-Time Clock, Dual UARTs, Infrared Interface, IEEE 1284 Pa
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87306 Datasheet(HTML) 91 Page - National Semiconductor (TI)

Back Button PC87306 Datasheet HTML 87Page - National Semiconductor (TI) PC87306 Datasheet HTML 88Page - National Semiconductor (TI) PC87306 Datasheet HTML 89Page - National Semiconductor (TI) PC87306 Datasheet HTML 90Page - National Semiconductor (TI) PC87306 Datasheet HTML 91Page - National Semiconductor (TI) PC87306 Datasheet HTML 92Page - National Semiconductor (TI) PC87306 Datasheet HTML 93Page - National Semiconductor (TI) PC87306 Datasheet HTML 94Page - National Semiconductor (TI) PC87306 Datasheet HTML 95Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 110 page
background image
110 General Purpose Input and Output (GPIO) Ports
The PC87306 supports two identical General Purpose IO
(GPIO) ports See
Figure 11-1
The PC87306 can wake up with both GPIO Ports either en-
abled or disabled according to the CFG1 strap pin GPIO
Port 1 is at offset 0 and GPIO Port 2 is at offset 1 from the
16-bit GPIO Port base address The GPIO port’s base ad-
dress is software configurable GPBA is an 8-bit configura-
tion register that holds address bit A2-9 (bit 0 holds A2) The
other eight bits of the 16-bit GPIO port base address are 0
Upon reset GPBA is initialized to 00011110 thus dictating
base address e 78h)
The GPIO ports have open-drain outputs with internal pull-
ups and TTL inputs The GPIO behave as follows
1 Writes are latched internally A latched 0 drives the pin
low a latched 1 pulls the pin high via the internal pullup
2 Reads return the pins’ values A driven-low pin is always
read as 0 A pulled-up pin is read as either 0 or 1 accord-
ing to the pin voltage as dictated by the pullup or external
active driver (TTL input buffers are used)
Upon reset the write latches are initialized to FFh
A GPIO port must not be enabled at the same address as
another accessible PC87306 register Undefined results will
occur if a GPIO is configured in this way
TLC12379 – 65
FIGURE 11-1 General Purpose IO (GPIO) Ports
91



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com