Electronic Components Datasheet Search
  English  ▼

X  

M0519 Datasheet(PDF) 42 Page - List of Unclassifed Manufacturers

Part # M0519
Description  32-bit Microcontroller
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

M0519 Datasheet(HTML) 42 Page - List of Unclassifed Manufacturers

Back Button M0519 Datasheet HTML 38Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 39Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 40Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 41Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 42Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 43Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 44Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 45Page - List of Unclassifed Manufacturers M0519 Datasheet HTML 46Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 69 page
background image
M0519
Nov. 02, 2016
Page 42 of 69
Rev 1.02
Enhanced PWM Generator (EPWM)
6.8
6.8.1
Overview
This device has two built-in PWM units with the same architecture whose function is specially
designed for driving motor control applications.
6.8.2
Features
Each unit supports the features below:
Three independent 16-bit PWM duty control units with maximum 6 port pins:
3 independent PWM output:
EPWM0_CH0, EPWM0_CH2 and EPWM0_CH4 for Unit 0
EPWM1_CH0, EPWM1_CH2 and EPWM1_CH4 for Unit 1
3 complementary PWM pairs, with each pin in a pair mutually complement to each
other and capable of programmable dead-time insertion:
(EPWMx_CH0, EPWMx_CH1), (PWMx_CH2, EPWMx_CH3) and (EPWMx_CH4,
EPWMx_CH5) where x=0~1.
3 synchronous PWM pairs, with each pin in a pair in-phase:
(EPWMx_CH0, EPWMx_CH1), (EPWMx_CH2, EPWMx_CH3) and (EPWMx_CH4,
EPWMx_CH5) where x=0~1
Group control bits:
EPWMx_CH2 and EPWMx_CH4 are synchronized with EPWMx_CH0
Supports Edge aligned mode and Center aligned mode
Programmable dead-time insertion between complementary paired PWMs
Each pin of EPWMx_CH0 to EPWMx_CH5 has independent polarity setting control
Mask output control for Electrically Commutated Motor operation
Tri-state output at reset and brake state
Hardware brake protection
Two Interrupt Sources:
Interrupt is synchronously requested at PWM frequency when up/down counter
comparison matched (edge and center aligned modes) or underflow (center aligned
mode).
Interrupt is requested when external brake pins asserted
PWM signals before polarity control stage are defined in the view of positive logic. The PWM
ports is active high or active low are controlled by polarity control register.
High Source/Sink current.
Supports trigger EADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com