SL1919 datasheet(49/70 Pages) ZILOG

49 / 70 page

Z80180/Z8S180/Z8L180

Zilog

Enhanced Z180 Microprocessor

DS971800401

P R E L I M I N A R Y

1-49

CLOCK MULTIPLIER REGISTER (Z180 MPU ADDRESS 1EH)

Bit 7. X2 Clock Multiplier Mode. When this bit is set to 1,

this allows the programmer to double the internal clock

from that of the external clock. This feature will only oper-

ated effectively with frequencies of 10-16 MHz (20-32MHz

internal).

When

this

bit

set

the

Z80180/Z8S180/Z8L180 device will operate in normal

mode. Upon powerup, this feature is disabled.

Bit 6. Low Noise Crystal Option. Setting this bit to 1 will

enable the low noise option for the EXTAL and XTAL pins.

This option reduces the gain, in addition to reduction the

output drive capability to 30% of its original drive capability.

The Low Noise Crystal Option is recommended in the use

of crystals for PCMCIA applications where the crystal may

be driven too hard by the oscillator. Setting this bit to 0 will

select for normal operation of the EXTAL and XTAL pins.

The default for this bit is 0.

Note: Operating restrictions for device operation are listed

below. If low noise option is required, and normal device

operation is needed, use the clock multiplier feature.

Figure 54. Clock Multiplier Register

RESERVED

LOW NOISE CRYSTAL

X2 CLOCK MULTIPLIER

Table 9. Low Noise Option

Low Noise

ADDR 1E, bit 6=1

Normal

ADDR 1E, bit 6=0

20 MHz @ 4.5V, 100

°C

33 MHz @ 4.5V, 100

°C

10 MHz @ 3.0V, 100

°C

20 MHz @ 3.0V, 100

°C

SL1919 Datasheet(PDF) 49 Page - Zilog, Inc.

SL1919 Datasheet(HTML) 49 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL