Electronic Components Datasheet Search
  English  ▼

X  

MFC2000 Datasheet(PDF) 101 Page - List of Unclassifed Manufacturers

Part # MFC2000
Description  Multifunctional Peripheral Controller 2000
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

MFC2000 Datasheet(HTML) 101 Page - List of Unclassifed Manufacturers

Back Button MFC2000 Datasheet HTML 97Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 98Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 99Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 100Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 101Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 102Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 103Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 104Page - List of Unclassifed Manufacturers MFC2000 Datasheet HTML 105Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 426 page
background image
Hardware Description
MFC 2000 Multifunctional Peripheral Controller 2000
100723A
Conexant
4-71
Table 4-15. DRAM Timing Parameters
Parameter
Symbol
Min.
Max.
Units
RASN delay
t
RD
20
ns
CASN delay (0 wait state)
t
CD0
20
ns
CASN delay
t
CD
20
ns
CASN address setup (0 wait state) (10Mhz)
t
CSU0
7
ns
CASN address setup (30 MHz)
t
CSU
7
ns
RASN address hold 1
t
RAH1
3
ns
RASN address hold 2
t
RAH2
3
ns
DWRN delay
t
DW
20
ns
OE delay
t
OED
20
ns
CASN pulse width
t
RCAS
30
500
ns
RASN pulse width
t
RRAS
30
500
ns
CASN to RASN delay
t
CRD
5
200
ns
Notes: 1. Bit 2 of the DRAM Control Register sets this time to ½ or 1 clock cycle.
2. Bit 8 and 9 of the DRAM Control Register sets this time to 1 or 2 clock cycles.
4.5.5
Software Operation
Special Cautions
The Backup Configuration register is set to 0000h the initial power up only. This register is backed up during
battery power mode.
DRAM control signals are tri-stated during battery power if the backup timer is set to 0 or the backup time
expires, regardless of how the enable bits are set.
After a reset occurs and the CPU is released to run, the CPU cannot write to the Backup Configuration
register until one OSCCLK cycle has passed.
During power-up, the firmware must pay attention to the power up DRAM requirements specified in the DRAM
data books. Typically, DRAMs cannot be accessed for 200
µs and then must have 8 CASn before RASn
refreshes occur before accessing the DRAMs.
Within the DRAM Memory address space memory bank mirroring is allowed. Firmware will have to determine
the memory size.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com