DS2153Q datasheet(9/52 Pages) DALLAS

9 / 52 page

DS2153Q

9 of 52

ADDRESS

R/W

ADDRESS

R/W

Receive Signaling 1

R/W

Transmit Signaling 1

Receive Signaling 2

R/W

Transmit Signaling 2

Receive Signaling 3

R/W

Transmit Signaling 3

Receive Signaling 4

R/W

Transmit Signaling 4

Receive Signaling 5

R/W

Transmit Signaling 5

Receive Signaling 6

R/W

Transmit Signaling 6

Receive Signaling 7

R/W

Transmit Signaling 7

Receive Signaling 8

R/W

Transmit Signaling 8

Receive Signaling 9

R/W

Transmit Signaling 9

Receive Signaling 10

R/W

Transmit Signaling 10

Receive Signaling 11

R/W

Transmit Signaling 11

Receive Signaling 12

R/W

Transmit Signaling 12

Receive Signaling 13

R/W

Transmit Signaling 13

Receive Signaling 14

R/W

Transmit Signaling 14

Receive Signaling 15

R/W

Transmit Signaling 15

Receive Signaling 16

R/W

Transmit Signaling 16

Note: the Test Registers 1 and 2 are used only by the factory; these registers must be cleared (set to all 0s)

on power-up initialization to insure proper operation.

2.0 PARALLEL PORT

The DS2153Q is controlled via a multiplexed bidirectional address/data bus by an external

microcontroller or microprocessor. The DS2153Q can operate with either Intel or Motorola bus timing

configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will

be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the AC

Electrical Characteristics for more details. The multiplexed bus on the DS2153Q saves pins because the

address information and data information share the same signal paths. The addresses are presented to the

pins in the first portion of the bus cycle and data will be transferred on the pins during second portion of

the bus cycle. Addresses must be valid prior to the falling edge of ALE(AS), at which time the DS2153Q

latches the address from the AD0 to AD7 pins. Valid write data must be present and held stable during

the later portion of the DS WR pulses. In a read cycle, the DS2153Q outputs a byte of data during the

latter portion of the DS or RD pulses. The read cycle is terminated and the bus returns to a high

impedance state as RD transitions high in Intel timing or as DS transitions low in Motorola timing.

3.0 CONTROL AND TEST REGISTERS

The operation of the DS2153Q is configured via a set of seven registers. Typically, the control registers

are only accessed when the system is first powered up. Once the DS2153Q has been initialized, the

control registers will only need to be accessed when there is a change in the system configuration. There

are two Receive Control Register (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2),

and three Common Control Registers (CCR1, CCR2 and CCR3). Each of the seven registers are

described in this section.

The Test Registers at addresses 15 and 19 hex are used by the factory in testing the DS2153Q. On power-

up, the Test Registers should be set to 00 hex in order for the DS2153Q to operate properly.

DS2153Q Datasheet(PDF) 9 Page - Dallas Semiconductor

DS2153Q Datasheet(HTML) 9 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL