| Electronic Components Datasheet Search |
|
DS2153Q Datasheet(PDF) 29 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS2153Q Datasheet(HTML) 29 Page - Dallas Semiconductor |
|
29 / 52 page ![]() DS2153Q 29 of 52 to be inserted via the TSRs (the corresponding bit in the TCBRs=1) and which are to be sourced from the TSER pin (the corresponding bit in the TCBRs=0). See the Transmit Data Flow diagram in Section 13 for more details. 8.0 TRANSMIT IDLE REGISTERS There is a set of five registers in the DS2153Q that can be used to custom tailor the data that is to be transmitted onto the E1 line, on a channel by channel basis. Each of the 32 E1 channels can be forced to have a user defined idle code inserted into them. TIR1/TIR2/TIR3/TIR4: TRANSMIT IDLE REGISTERS (Address=26 to 29 Hex) (MSB) (LSB) CH8 CH7 CH6 CH5 CH4 CH3 CH2 CH1 TIR1 (26) CH16 CH15 CH14 CH13 CH12 CH11 CH10 CH9 TIR2 (27) CH24 CH23 CH22 CH21 CH20 CH19 CH18 CH17 TIR3 (28) CH32 CH31 CH30 CH29 CH28 CH27 CH26 CH25 TIR4 (29) SYMBOL POSITION NAME AND DESCRIPTION CH32 TIR4.7 Transmit Idle Registers. 0=do not insert the Idle Code into this channel CH1 TIR1.0 1=insert the Idle Code into this channel NOTE: If CCR3.5=1, then a 0 in the TIRs implies that channel data is to be sourced from TSER and a 1 implies that channel data is to be sourced from the RSER pin. TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=2A Hex) (MSB) (LSB) TIDR7 TIDR6 TIDR5 TIDR4 TIDR3 TIDR2 TIDR1 TIDR0 SYMBOL POSITION NAME AND DESCRIPTION TIDR7 TIDR.7 MSB of the Idle Code TIDR0 TIDR.0 LSB of the Idle Code Each of the bit positions in the Transmit Idle Registers (TIR1/TIR2/TIR3/TIR4) represent a timeslot in the outgoing frame. When these bits are set to a 1, the corresponding channel will transmit the Idle Code contained in the Transmit Idle Definition Register (TIDR). In the TIDR, the MSB is transmitted first. Via the CCR3.5 bit, the user has the option to use the TIRs to determine on a channel by channel basis, if data from the RSER pin should be substituted for data from the TSER pin. In this mode, if the corresponding bit in the TIRs is set to 1, then data will be sourced from the RSER pin. If the corresponding bit in the TIRs is set to 0, then data for that channel will sourced from the TSER pin. See the Transmit Data Flow diagram in Section 13 for more details. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |