CS5530A datasheet(113/259 Pages) AMD

113 / 259 page

AMD Geode™ CS5530A Companion Device Data Book

113

IDE Controller

Revision 1.1

4.6.2.2

Bus Master Mode

Two IDE bus masters are provided to perform the data

transfers for the primary and secondary channels. The

CS5530A off-loads the CPU and improves system perfor-

mance in multitasking environments.

The bus master mode programming interface is an exten-

sion of the standard IDE programming model. This means

that devices can always be dealt with using the standard

IDE programming model, with the master mode functional-

ity used when the appropriate driver and devices are

present. Master operation is designed to work with any IDE

device that supports DMA transfers on the IDE bus.

Devices that work in PIO mode can only use the standard

IDE programming model.

The IDE bus masters use a simple scatter/gather mecha-

nism allowing large transfer blocks to be scattered to or

gathered from memory. This cuts down on the number of

interrupts to and interactions with the CPU.

Physical Region Descriptor Table Address

Before the controller starts a master transfer it is given a

pointer (shown in Table 4-57) to a Physical Region Descrip-

tor Table. This pointer sets the starting memory location of

the Physical Region Descriptors (PRDs). The PRDs

describe the areas of memory that are used in the data

transfer. The PRDs must be aligned on a 4-byte boundary

and the table cannot cross a 64 KB boundary in memory.

Primary and Secondary IDE Bus Master Registers

The IDE Bus Master Registers for each channel (primary

and secondary) have an IDE Bus Master Command Regis-

ter and Bus Master Status Register. These registers must

be accessed individually; a 32-bit DWORD access attempt-

ing to include both the Command and Status registers may

not operate correctly. Bit formats of these registers are

given in Table 4-58.

Table 4-57. IDE Bus Master PRD Table Address Registers

Bit

Description

F2BAR+I/O Offset 04h-07h

IDE Bus Master 0 PRD Table Address — Primary (R/W)

Reset Value = 00000000h

31:2

Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE Bus Master 0.

When written, this register points to the first entry in a PRD table. Once IDE Bus Master 0 is enabled (Command Register bit

0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.

When read, this register points to the next PRD.

1:0

Reserved: Set to 0.

F2BAR+I/O Offset 0Ch-0Fh

IDE Bus Master 1 PRD Table Address — Secondary (R/W)

Reset Value = 00000000h

31:2

Pointer to the Physical Region Descriptor Table: This register is a PRD table pointer for IDE Bus Master 1.

When written, this register points to the first entry in a PRD table. Once IDE Bus Master 1 is enabled (Command Register bit

0 = 1], it loads the pointer and updates this register to the next PRD by adding 08h.

When read, this register points to the next PRD.

1:0

Reserved: Set to 0.

CS5530A Datasheet(PDF) 113 Page - Advanced Micro Devices

CS5530A Datasheet(HTML) 113 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL