Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

CS98200 Datasheet(PDF) 47 Page - Cirrus Logic

Part # CS98200
Description  New Highly-Integrated Processor for Tommorrow DVD Players and DVD Receivers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS98200 Datasheet(HTML) 47 Page - Cirrus Logic

Back Button CS98200 Datasheet HTML 43Page - Cirrus Logic CS98200 Datasheet HTML 44Page - Cirrus Logic CS98200 Datasheet HTML 45Page - Cirrus Logic CS98200 Datasheet HTML 46Page - Cirrus Logic CS98200 Datasheet HTML 47Page - Cirrus Logic CS98200 Datasheet HTML 48Page - Cirrus Logic CS98200 Datasheet HTML 49Page - Cirrus Logic CS98200 Datasheet HTML 50Page - Cirrus Logic CS98200 Datasheet HTML 51Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 60 page
background image
DS581PP2
Copyright 2002 Cirrus Logic (All Rights Reserved)
47
CS98200
Next Generation DVD Processor
207
DAC_AGND
Gnd
Analog Ground
208
YG_OUT
Anlg
YG_OUT_1
209
DAC_A3V3
Pwr
Analog Power 3.3 V
210
DAC_AGND
Gnd
Analog Ground
211
VR_OUT
Anlg
VR_OUT_1
212
DAC_A3V3
Pwr
Analog Power 3.3 V
213
DAC_AGND
Gnd
Analog Ground
214
COMP2
Anlg
Compensation
215
ISET2
Anlg
Current Set
216
VREF2
Anlg
Voltage Ref
217
DAC_AGND
Gnd
Analog Ground
218
DAC_A3V3
Pwr
Analog Power 3.3 V
219
DAC_AGND
Gnd
Analog Ground
220
DAC_A3V3
Pwr
Analog Power 3.3 V
221
DAC_A3V3
Pwr
Analog Power 3.3 V
222
AUDO_LR
B4
PCM LR Clock
O
(1.) Clock_Monitor_CPU
(2.) Host ParSlave_Set
O
I
223
DIG_1V8
Pwr
Digital Power 1.8 V
224
AUDO_BCK
B4
PCMO BCLK
O
(1.) Clock_Monitor_DRC
(2.) GPIO_MIS[11]
O
B
225
DIG_GND
Gnd
Digital Ground
226
AUD_XCLK
B4S
PCM MCLK Output
O
PCM MCLK External Input
I
227
AUDO_D_1
B4
PCM Data Out[1]
O
(1.) System Clock External Input
(2.) GPIO_MIS[12]
I
B
228
AUDO_D_2
B4
PCM Data Out[2]
O
(1.) CPU clock External Input
(2.) GPIO_MIS[13]
I
B
229
AUDO_D_3
B4
PCM Data Out[3]
O
(1.) Aud_PLL_AUX_FIN[1]
(2.) GPIO_MIS[14]
I
B
230
IO_3V3
Pwr
IO Power 3.3 V
231
XTLCLK_I
OSC
27 MHz Clock In
I
232
XTLCLK_O
OSC
27 MHz Clock Out
O
233
IO_GND
Gnd
IO Ground
234
AUDO_D_0
B4
PCM Data Out[0]
O
(1.) Main_Clock_Monitor
(2.) HostSlave_Par_I2C_Sel
O
I
Pin #
Pin Name
Type
Primary Function
Dir
Secondary Function(s)
Dir
Table 14. 240-Pin MQFP Pin Assignments (Continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com