Electronic Components Datasheet Search
  English  ▼

X  

CS98200 Datasheet(PDF) 26 Page - Cirrus Logic

Part # CS98200
Description  New Highly-Integrated Processor for Tommorrow DVD Players and DVD Receivers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS98200 Datasheet(HTML) 26 Page - Cirrus Logic

Back Button CS98200 Datasheet HTML 22Page - Cirrus Logic CS98200 Datasheet HTML 23Page - Cirrus Logic CS98200 Datasheet HTML 24Page - Cirrus Logic CS98200 Datasheet HTML 25Page - Cirrus Logic CS98200 Datasheet HTML 26Page - Cirrus Logic CS98200 Datasheet HTML 27Page - Cirrus Logic CS98200 Datasheet HTML 28Page - Cirrus Logic CS98200 Datasheet HTML 29Page - Cirrus Logic CS98200 Datasheet HTML 30Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 60 page
background image
26
Copyright 2002 Cirrus Logic (All Rights Reserved)
DS581PP2
CS98200
Next Generation DVD Processor
4. CS98200 DEVICE SUMMARY
4.1
Block Diagram
The CS98200 block diagram is shown in Figure 20.
4.2
CS98200 Device Details
4.2.1
RISC-32 Processors
• Two Powerful 32-bit RISC processors (RISC0
and RISC1), Generation III
• Virtual memory support
• Optimizing C compiler
• Big or little endian data formats support
• MAC multiply/accumulate in 2 cycles with
C support
• 4 Kbyte instruction cache, 2 Kbyte data
cache
• Single cycle instructions, runs at 180 Mhz
4.2.2
Powerful 24/32-Bit DSP
• Powerful 24/32-bit DSP processor
• 24-bit fixed point logic, with 54-bit accumu-
lator
• Single-cycle throughput, 2-cycle latency
multiply accumulate, 32-bit simple integer
logic. 8-Kbyte instruction cache
• Single cycle instructions, runs at 180 Mhz
• Expanded 4 Kbyte X + 16 KByte Y paged
program visible local memory, Total data
RAM = 20 KBytes
4.2.3
System Controls
• Includes several hardware lockable sema-
phore registers
• General-purpose register for inter-processor
communication
• 32-bit timers for I/O and other uses, with
programmable interval rates
• Both hardware and software interrupts on
data or debug
• Built in PLLs generate all required clocks
from 27 Mhz input clock
4.2.4
Memory Controller
• Supports standard SDRAM and SGRAM,
32-bit data mode only, from 4 MByte to 32
MByte
• Includes a separate dedicated DRAM clock,
so memory can run asynchronous to the sys-
tem clock
PLL (Main,
Audio, SDRAM)
MPEG2 Video
Decoder
2/4/8/16 Bit OSD
t
Video Processor
(I/O, Scale, PIP, Mix)
SubPicture
Decoder
RISC1
(Application)
PCM, SPDIF
Interface
AUDIO DSP
DMA Control
(BitBlt, CSS)
Mem Control
(SDRAM,ROM)
Host Interface
(ATAPI,AV,ISA)
External IO
(GPIO, IR)
Registers
Graphics
RISC0
(Navigation
and Control
)
Figure 20. CS98200 Block Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com