| Electronic Components Datasheet Search |
|
DS3172 Datasheet(PDF) 161 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3172 Datasheet(HTML) 161 Page - Dallas Semiconductor |
|
161 / 232 page ![]() DS3171/DS3172/DS3173/DS3174 161 of 232 Bit 3: Transmit Packet End Interrupt Enable (TPEIE) – This bit enables an interrupt if the TPEL bit is set and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port is set. 0 = interrupt disabled 1 = interrupt enabled Bit 2: Transmit FIFO Full Interrupt Enable (TFFIE) – This bit enables an interrupt if the TFFL bit is set and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port is set. 0 = interrupt disabled 1 = interrupt enabled Bit 1: Transmit FIFO Empty Interrupt Enable (TFEIE) – This bit enables an interrupt if the TFEL bit is set and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port is set. 0 = interrupt disabled 1 = interrupt enabled Bit 0: Transmit HDLC Data Available Interrupt Enable (THDAIE) – This bit enables an interrupt if the THDAL bit is set and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port is set. 0 = interrupt disabled 1 = interrupt enabled 12.6.2 HDLC Receive Side Register Map The receive side utilizes five registers. Table 12-18. Receive Side HDLC Register Map Address Register Register Description (0,2,4,6)B0h HDLC.RCR HDLC Receive Control Register (0,2,4,6)B2h -- Unused (0,2,4,6)B4h HDLC.RSR HDLC Receive Status Register (0,2,4,6)B6h HDLC.RSRL HDLC Receive Status Register Latched (0,2,4,6)B8h HDLC.RSRIE HDLC Receive Status Register Interrupt Enable (0,2,4,6)BAh -- Unused (0,2,4,6)BCh HDLC.RFDR HDLC Receive FIFO Data Register (0,2,4,6)BEh -- Unused 12.6.2.1 Register Bit Descriptions Register Name: HDLC.RCR Register Description: HDLC Receive Control Register Register Address: (0,2,4,6)B0h Bit # 15 14 13 12 11 10 9 8 Name -- -- -- RDAL4 RDAL3 RDAL2 RDAL1 RDAL0 Default 0 0 0 0 1 0 0 0 Bit # 7 6 5 4 3 2 1 0 Name -- -- -- -- RBRE RDIE RFPD RFRST Default 0 0 0 0 0 0 0 0 Bits 13 to 8: Receive HDLC Data Available Level (RDAL[4:0]) – These five bits indicate the minimum number of eight byte groups that must be stored (contain data) in the Receive FIFO before HDLC data is considered to be available (RHDA=1). For example, a value of 21 (15h) results in HDLC data being available when the Receive FIFO contains 168 (A8h) bytes or more. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |