| Electronic Components Datasheet Search |
|
DS3172 Datasheet(PDF) 188 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3172 Datasheet(HTML) 188 Page - Dallas Semiconductor |
|
188 / 232 page ![]() DS3171/DS3172/DS3173/DS3174 188 of 232 12.9.4 Receive G.751 E3 Register Map The receive G.751 E3 utilizes eight registers. Table 12-26. Receive G.751 E3 Framer Register Map Address Register Register Description (1,3,5,7)20h E3G751.RCR E3 G.751 Receive Control Register (1,3,5,7)22h -- Reserved (1,3,5,7)24h E3G751.RSR1 E3 G.751 Receive Status Register #1 (1,3,5,7)26h E3G751.RSR2 E3 G.751 Receive Status Register #2 (1,3,5,7)28h E3G751.RSRL1 E3 G.751 Receive Status Register Latched #1 (1,3,5,7)2Ah E3G751.RSRL2 E3 G.751 Receive Status Register Latched #2 (1,3,5,7)2Ch E3G751.RSRIE1 E3 G.751 Receive Status Register Interrupt Enable #1 (1,3,5,7)2Eh E3G751.RSRIE2 E3 G.751 Receive Status Register Interrupt Enable #2 (1,3,5,7)30h -- Reserved (1,3,5,7)32h -- Reserved (1,3,5,7)34h E3G751.RFECR E3 G.751 Receive Framing Error Count Register (1,3,5,7)36h -- Reserved (1,3,5,7)38h -- Reserved (1,3,5,7)3Ah -- Reserved (1,3,5,7)3Ch -- Unused (1,3,5,7)3Eh -- Unused 12.9.4.1 Register Bit Descriptions Register Name: E3G751.RCR Register Description: E3 G.751 Receive Control Register Register Address: (1,3,5,7)20h Bit # 15 14 13 12 11 10 9 8 Name Reserved Reserved DLS MDAISI AAISD ECC FECC1 FECC0 Default 0 0 0 0 0 0 0 0 Bit # 7 6 5 4 3 2 1 0 Name RAILE RAILD RAIOD RAIAD ROMD LIP1 LIP0 FRSYNC Default 0 0 0 0 0 0 0 0 Bit 13: Receive FEAC Data Link Source (DLS) – When 0, the receive FEAC controller will be sourced from the N bit. When 1, the receive FEAC controller will be sourced from the A bit. Bit 12: Manual Downstream AIS Insertion (MDAISI) – When 0, manual downstream AIS insertion is disabled. When 1, manual downstream AIS insertion is enabled. Bit 11: Automatic Downstream AIS Disable (AAISD) – When 0, the presence of an LOS, OOF, or AIS condition will cause downstream AIS to be inserted. When 1, the presence of an LOS, OOF, or AIS condition will not cause downstream AIS to be inserted. Bit 10: Error Count Control (ECC) – When 0, framing errors will not be counted if an OOF or AIS condition is present. When 1, framing errors will be counted regardless of the presence of an OOF or AIS condition. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |