| Electronic Components Datasheet Search |
|
DS3172 Datasheet(PDF) 191 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3172 Datasheet(HTML) 191 Page - Dallas Semiconductor |
|
191 / 232 page ![]() DS3171/DS3172/DS3173/DS3174 191 of 232 Register Name: E3G751.RSRL2 Register Description: E3 G.751 Receive Status Register Latched #2 Register Address: (1,3,5,7)2Ah Bit # 15 14 13 12 11 10 9 8 Name -- -- -- -- Reserved Reserved Reserved FEL Bit # 7 6 5 4 3 2 1 0 Name -- -- -- -- Reserved Reserved Reserved FECL Bit 8: Framing Error Latched (FEL) – This bit is set when a framing error is detected. Bit 0: Framing Error Count Latched (FECL) – This bit is set when the FEC bit transitions from zero to one. Register Name: E3G751.RSRIE1 Register Description: E3 G.751 Receive Status Register Interrupt Enable #1 Register Address: (1,3,5,7)2Ch Bit # 15 14 13 12 11 10 9 8 Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved RUA1IE Default 0 0 0 0 0 0 0 0 Bit # 7 6 5 4 3 2 1 0 Name ACIE NCIE COFAIE LOFIE RDIIE AISIE OOFIE LOSIE Default 0 0 0 0 0 0 0 0 Bit 8: Receive Unframed All 1’s Interrupt Enable (RUA1IE) – This bit enables an interrupt if the RUA1L bit and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port are set. 0 = interrupt disabled 1 = interrupt enabled Bit 7: A Bit Change Interrupt Enable (ACIE) – This bit enables an interrupt if the ACL bit and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port are set. 0 = interrupt disabled 1 = interrupt enabled Bit 6: N Bit Change Interrupt Enable (NCIE) – This bit enables an interrupt if the NCL bit and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port are set. 0 = interrupt disabled 1 = interrupt enabled Bit 5: Change Of Frame Alignment Interrupt Enable (COFAIE) – This bit enables an interrupt if the COFAL bit and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port are set. 0 = interrupt disabled 1 = interrupt enabled Bit 4: Loss Of Frame Interrupt Enable (LOFIE) – This bit enables an interrupt if the LOFL bit and the bit in GL.ISRIE.PSRIE[4:1] that corresponds to this port are set. 0 = interrupt disabled 1 = interrupt enabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |