ZL30263 datasheet(38/94 Pages) MICROCHIP

38 / 94 page

ZL30260-ZL30263

Data Sheet

DS20006554A

OCEN1

Output Clock Enable Register 1

05h

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Name

OC8EN

OC7EN

OC6EN

OC5EN

OC4EN

OC3EN

OC2EN

OC1EN

Default

Bits 7 to 0: Output Clock x Enable (OCxEN). Each of these bits enables and disables the corresponding output

dividers, phase adjustment/alignment circuitry and start/stop circuitry. See section 5.6.1.

0 = Disabled

1 = Enabled

Note: On Rev A devices at least one OCxEN bit must be set for each of the six output banks for proper operation.

These bits should be set at or near the beginning of the configuration sequence.

OCEN2

Output Clock Enable Register 2

06h

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Name

—

OC10EN

OC9EN

Default

See the OCEN1 register description above.

OCMUX1

Output Clock Mux Register 1

07h

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Name

OCMUXC

OCMUXB

OCMUXA

Default

Bits 5 to 4: Output Clock Mux C (OCMUXC[1:0]). Controls the high speed output mux for output group C (OC4

and OC5).

00 = APLL Integer divider

01 = APLL Fractional divider or bypass path (specified by ACR1.BYPASS)

10 = {unused value}

11 = Path 2 (see block diagram in Figure 1)

Bits 3 to 2: Output Clock Mux B (OCMUXB[1:0]). Controls the high speed output mux for output group B (OC3).

00 = APLL Integer divider

01 = APLL Fractional divider or bypass path (specified by ACR1.BYPASS)

10 = {unused value}

11 = Path 2 (see block diagram in Figure 1)

Bits 1 to 0: Output Clock Mux A (OCMUXA[1:0]). Controls the high speed output mux for output group A (OC1

and OC2).

00 = APLL Integer divider

01 = APLL Fractional divider or bypass path (specified by ACR1.BYPASS)

10 = {unused value}

11 = Path 2 (see block diagram in Figure 1)

ZL30263 Datasheet(PDF) 38 Page - Microchip Technology

ZL30263 Datasheet(HTML) 38 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

Datasheet Download

Link URL