| Electronic Components Datasheet Search |
|
ZL30263 Datasheet(PDF) 70 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
ZL30263 Datasheet(HTML) 70 Page - Microchip Technology |
|
70 / 94 page ![]() ZL30260-ZL30263 Data Sheet 70 © 2021 Microchip Technology Inc. DS20006554A Register Name: OCxCR3 Register Description: Output Clock x Configuration Register 3 Register Address: OC1: 204h, OC2: 214h, OC3: 224h, OC4: 234h, OC5: 244h OC6: 254h, OC7: 264h, OC8: 274h, OC9: 284h, OC10: 294h Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name SRLSEN — NEGLSD LSSEL — ASQUEL — LSDIV[24] Default 0 0 0 0 0 0 0 0 Bit 7: Enable LSDIV Statuses (SRLSEN). This bit enables the OCxSR.LSCLK real-time status bit and its associated latched status bit OCxSR.LSCLKL. 0 = LSCLK status bit is not enabled (low) 1 = LSCLK status bit is enabled Bit 5: OCxN Low Speed Divider (NEGLSD). This bit selects the source of the clock on the OCxN pin in CMOS mode. See section 5.6.2. 0 = Same as OCxP 1 = Output of the LSDIV divider Note: NEGLSD should only be set to one in two-CMOS mode (OCxCR2.OCSF=100 or 111), when OCxCR2.POL=0, and when OCxCR3.LSSEL=0. Bit 4: LSDIV Select (LSSEL). This bit selects the source of the output clock. When the MSDIV divider is selected (LSSEL=0) the LSDIV divider output can be independently selected as the source for the OCxN pin (in CMOS output mode) or monitored by the OCxSR.LSCLK status bit. This bit is only valid when OCxCR1.MSDIV > 0. See section 5.6.2. 0 = The output clock is sourced from the MSDIV divider. 1 = The output clock is sourced from the LSDIV divider. Bit 2: Auto-Squelch Enable (ASQUEL). This bit enables automatic squelching of the output clock whenever (a) automatic input switching is enabled for the APLL, and (b) the input monitors indicate that the inputs specified by the APLL’s APLLMUX and ALTMUX fields are both invalid. OCxSTOP.MODE specifies the type of stop (high, low, high- impedance) and the output clock edge on which to stop. When a differential output or a CMOS complementary output is squelched, its OCxN pin is opposite polarity of its OCxP pin. 0 = Auto-squelch disabled 1 = Auto-squelch enabled Bit 0: Low-Speed Divider Value (LSDIV[24]). See the OCxDIV1 register description. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |